Director FPGA Silicon Design Engineering

Advanced Micro Devices

San Jose (CA)

On-site

USD 180,000 - 320,000

Full time

11 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

AMD benefits at a glance

Job summary

Advanced Micro Devices is seeking a Director of Silicon Architecture in San Jose to define and drive next-generation FPGA architecture for adaptive devices. You will lead configuration, readback, and Partial Reconfiguration, translating customer needs into differentiated FPGA capabilities across AI, data center, embedded, and automotive markets.

You will build and lead a small team of architects, guiding architecture specs and cross-functional execution with silicon, RTL, software, tools,

Qualifications

  • BS, MS or PhD in Electrical/Computer Engineering or related field.
  • Proven record of architectural leadership and productizable innovations.
  • Experience translating customer needs into architectural roadmaps.

Responsibilities

  • Lead FPGA configuration architecture, including bitstream formats and boot flows.
  • Define next-gen Partial Reconfiguration architecture for low latency and security.
  • Establish long-term roadmap for configuration, readback, debug, and observability.
  • Drive runtime reconfiguration innovations for adaptive, high-availability systems.
  • Collaborate with silicon, RTL, software, tools, validation, and product teams.

Skills

FPGA architecture leadership
Configuration & Partial Reconfig.
FPGA toolchains
Cross-functional leadership
Executive stakeholder influence

Education

BS/MS/PhD in EE/CE/CS
Patents/publications/standards

Tools

FPGA toolchains

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger— technologythat moves the world forward.Join us and, together, we’ll advance your career.

THE ROLE

We are seeking a Director of Silicon Architecture to define and drive next-generation architecture for AMD's Adaptive Devices. This role will lead the architecture for FPGA configuration, readback, and Partial Reconfiguration (PR), and architecture of programmable logic in heterogeneous SoC and chiplet environments.

As a leader, you will establish the long-term vision for architecture, configuration flows, runtime reconfiguration, debug observability, and system integration. You will translate customer and product requirements across Emulation & Prototyping, AI, Data Center, Embedded, and Automotive markets into differentiated FPGA capabilities and product strategies.

In addition to serving as the technical leader, you will build and lead a small team of architects and engineers, driving architectural innovation, technical execution, and cross-functional alignment across silicon, RTL, software, tools, validation, and product management organizations.

THE PERSON

You are a recognized leader in FPGA architecture with deep expertise in Configuration and Partial Reconfiguration. You possess a strong understanding of configuration architecture including bitstreams, protocols, boot flows, security, readback, and debug infrastructure. You excel at balancing trade-offs across performance, power, reliability, security, and programmability.

You have a proven track record of driving complex architectural initiatives from concept through product deployment while leading high-performing teams. You are equally comfortable defining technical strategy, influencing executive stakeholders, mentoring architects, and driving cross-functional execution.

Your ability to translate emerging customer needs into compelling architectural roadmaps enables you to shape technology direction across multiple product generations.

KEY RESPONSIBILITIES
  • Lead FPGA configuration architecture, including bitstream formats, boot flows, interfaces, reliability, and scalability.
  • Define and drive next-generation Partial Reconfiguration architecture for low-latency, secure, and dynamic deployment models.
  • Establish long-term architectural vision and roadmap for configuration, PR, readback, debug, and observability capabilities.
  • Lead innovation in runtime reconfiguration technologies for adaptive, high-availability systems.
  • Drive system-level trade-offs across configuration bandwidth, latency, power, memory hierarchy, and interconnect architecture.
  • Lead development of architecture specifications and guide implementation teams through execution and productization.
  • Partner with software and tools organizations to deliver end-to-end configuration, PR, and debug solutions.
  • Collaborate with silicon, design, validation, and product teams to ensure scalable, high-quality implementations.
  • Influence product strategy, technology investments, and roadmap planning across FPGA product generations.
  • Engage with key customers, partners, and industry ecosystems to identify emerging requirements and opportunities.
  • Drive architectural alignment and technical decision-making across multiple organizations and business units.
  • Foster technical excellence and elevate FPGA architecture capabilities across the broader organization.
PREFERRED EXPERIENCE
  • Experience in FPGA, ASIC, or SoC architecture with significant technical leadership responsibilities.
  • Familiarity with FPGA toolchains, including synthesis, place-and-route, implementation, and PR flows.
  • Experience leading architecture teams and driving large cross-functional initiatives from concept through product release.
  • Strong understanding of modern silicon architectures, chiplet-based systems, memory hierarchies, and high-speed interconnects.
  • Demonstrated ability to influence product strategy, roadmap planning, and executive-level decisions.
  • Excellent communication and stakeholder-management skills, including customer-facing experience.
ACADEMIC CREDENTIALS
  • BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related discipline.
  • Proven record of architectural innovation through successful products, patents, publications, standards participation, or industry leadership.
  • Demonstrated history of technical leadership, organizational influence, and development of engineering talent.

Benefits offered are described: AMD benefits at a glance.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Director FPGA Silicon Design Engineering
Director FPGA Silicon Design Engineering

Socket.dev • San Jose (CA)

On-site
USD 280,000 - 460,000
Senior Chip Lead Engineer-SoC/ASIC
Senior Chip Lead Engineer-SoC/ASIC

Advanced Micro Devices • San Jose (CA), Northern (KY)

On-site
USD 180,000 - 260,000
Senior Chip Lead Engineer-SoC/ASIC
Senior Chip Lead Engineer-SoC/ASIC

AMD (Advanced Micro Devices) • San Jose (CA)

On-site
USD 150,000 - 190,000
Senior Chip Lead Engineer-SoC/ASIC
Senior Chip Lead Engineer-SoC/ASIC

AMD • San Jose (CA)

On-site
USD 180,000 - 320,000
RTL Design & Integration Engineer
RTL Design & Integration Engineer

Socket.dev • San Jose (CA)

Hybrid
USD 120,000 - 180,000
Silicon Design Engineer
Silicon Design Engineer

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Director, AI Instinct Stack Architecture
Director, AI Instinct Stack Architecture

Advanced Micro Devices • Austin (TX)

On-site
USD 260,000 - 380,000
Solution Validation Engineer-FPGA/SoC
Solution Validation Engineer-FPGA/SoC

AMD • San Jose (CA)

On-site
USD 190,000 - 260,000
FPGA Engineer: Physical AI & Robotics
FPGA Engineer: Physical AI & Robotics

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 190,000
Staff DFx Methodology Architect
Staff DFx Methodology Architect

Advanced Micro Devices • San Jose (CA)

On-site
USD 180,000 - 240,000