Digital Design Engineer (MPU)

BrainChip

Laguna Hills (CA)

Hybrid

USD 100,000 - 120,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

A cutting-edge hardware technology company is searching for a Digital Design Engineer in Laguna Hills, CA to design and develop digital modules from concept to release. The role requires expertise in RISC-V embedded design and involves using RTL languages. Responsibilities include implementing solutions, verifying designs, and building FPGAs. Candidates should hold a BS/MS in Electrical Engineering and possess strong skills in digital logic design, Verilog, and SystemVerilog. This hybrid position requires attendance at the office three times a week.

Qualifications

  • 3+ years of experience in digital logic design.
  • Good understanding of modern computational architectures.
  • Knowledge of MPU and SRAM based SoC components and system busses (AXI, AHB, APB) is strongly desired.
  • Knowledge of standard SoC interfaces (SPI, I2C, etc.) and high-speed IO protocols (PCIe, USB, DDR) is a plus.

Responsibilities

  • Understand product requirements and develop a solution.
  • Specify and implement CPUs such as RISC-V.
  • Design the digital functional modules using RTL language.
  • Program, debug, and build the FPGA for system verification.
  • Collaborate to define a verification methodology and a test plan.
  • Write clear documentation of the designs.

Skills

Embedded MPU design
RISC-V
Verilog
SystemVerilog
Python
Shell scripting
Debugging skills
VCS/Verdi or similar toolsets

Education

BS/MS in Electrical Engineering or related degree or certification

Tools

Simulation tools

Job description

BrainChip is seeking a Digital Design Engineer to join a team working on cutting-edge and novel AI hardware. The primary job function is to work with team members to design and develop digital modules from concept stage to tape-out or FPGA release. This position will be part of our Hardware Development group. The Digital Design Engineer needs to be able to start from a Product Requirement Specification, develop a feasible microarchitecture, implement the function using RTL language, verify the functionality, and follow up until completion of the product.

This is a hybrid role requiring you in our Laguna Hills, CA office 3x a week.

Additional Requirement:

Candidates must have experience in embedded MPU design, preferably with RISC-V architectures and custom accelerators. This includes developing and integrating processor cores, designing instruction sets, and optimizing performance for AI workloads. Familiarity with pipeline design, cache systems, and hardware/software co-design is highly desirable.

ESSENTIAL JOB DUTIES AND RESPONSIBILITIES:
  • Understand product requirements, gather the relevant information, and develop a solution.
  • Specify and implement CPUs such as RISC-V in a co-processor or host role.
  • Use RTL language to design the digital functional modules.
  • Program, debug, and build the FPGA for system verification.
  • Use simulation tools to check the functionalities of the designs in RTL and gate level.
  • Collaborate with other team members to define a verification methodology and a test plan
  • Write clear documentation of the designs.
QUALIFICATIONS:

To perform this job successfully, an individual must be able to perform each essential duty satisfactorily. The requirements listed below are representative of the knowledge, skill, and ability required. Reasonable accommodations may be made to enable individuals with disabilities to perform the essential functions.

Education/Experience/Qualifications:
  • BS/MS in Electrical Engineering or related degree or certification required
  • 3+ years of experience in digital logic design
  • Good understanding of modern computational architectures
  • Experience in embedded MPU design, preferably RISC-V
  • Fluent in Verilog and SystemVerilog
  • Knowledge of MPU and SRAM based SoC components and system busses (AXI, AHB, APB) is strongly desired
  • Knowledge of standard SoC interfaces (SPI, I2C, etc.…) and high-speed IO protocols (PCIe, USB, DDR) is a plus
  • Good skills in Python and shell scripting are desired
  • Good debugging skills, and well experienced with VCS/Verdi or similar toolsets

At BrainChip, we hire based on potential, performance, and alignment with our mission to shape the future of intelligent edge computing. We are committed to providing a fair and respectful workplace where individuals are evaluated on their qualifications and contributions. Employment decisions are made without regard to race, color, religion, sex, national origin, age, disability, or any other status protected by applicable law.

We value the diverse perspectives and experiences that help drive innovation in neuromorphic AI and welcome applicants from all backgrounds who share our passion for advancing technology that matters.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital Design Engineer (MPU)
Digital Design Engineer (MPU)

BrainChip • San Francisco (CA)

Hybrid
USD 120,000 - 180,000
Digital Design Engineer (MPU)
Digital Design Engineer (MPU)

BrainChip Holdings Ltd • Laguna Hills (CA)

Hybrid
USD 90,000 - 120,000
Digital Design Engineer: RTL/FPGA for AI Hardware (Hybrid)
Digital Design Engineer: RTL/FPGA for AI Hardware (Hybrid)

BrainChip • San Francisco (CA)

Hybrid
USD 120,000 - 180,000
Digital IC Design Engineer Intern
Digital IC Design Engineer Intern

Neuralink • South San Francisco (CA)

On-site
Medical insurance
Dental insurance
Vision insurance
+6
Digital Design Engineer
Digital Design Engineer

BrainChip • Laguna Hills (CA)

Hybrid
USD 100,000 - 170,000
Medical insurance
Vision insurance
401(k)
+1
Chip Design Engineer
Chip Design Engineer

TenX Semi • San Francisco (CA)

Hybrid
USD 140,000 - 210,000
Senior Product and Test Engineer
Senior Product and Test Engineer

BrainChip • Laguna Hills (CA)

On-site
USD 120,000 - 180,000
Technical Staff Engineer-Design
Technical Staff Engineer-Design

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior Physical Design Engineer - Neuromorphic Computing
Senior Physical Design Engineer - Neuromorphic Computing

Intel • Folsom (CA)

Hybrid
USD 164,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
Senior Physical Design Engineer - Neuromorphic Computing
Senior Physical Design Engineer - Neuromorphic Computing

Intel • Santa Clara (CA)

Hybrid
USD 164,000 - 269,000
Health benefits
Retirement plan
Vacation