DFx Engineer

Samsung Electronics America; Austin, Northern (TX, KY); Hybrid; USD 180,000 - 270,000; Full time

Benefits offered by this job

Medical insurance

Dental insurance

Vision insurance

401(k)

Free onsite lunch

Tuition assistance

Paid time off

Wellness incentives

Job summary

Samsung Austin Research and Development Center (SARC) seeks an experienced DFx Engineer to lead DFT architecture from concept to silicon. You will collaborate with SOC, RTL, STA and PD teams, delivering high test-coverage and efficient test times for bleeding-edge processes.

The role requires 10+ years of DFx experience and a strong track record in IP/SOC projects, with on-site work in Austin, TX. The team emphasizes collaboration and rapid delivery within a fast-paced environment.

Qualifications

• 10+ years of experience in DFx across multiple tapeouts for digital IP and/or SOC projects.
• Ability to architect DFT solutions from scratch with clear implementation blueprints.
• Strong understanding of test-coverage requirements for bleeding-edge process nodes.

Responsibilities

• Define DFT scan architecture and implement RTL, LINT, timing-constraints, ATPG, and simulation.
• Collaborate with SOC, RTL, STA, PD teams to resolve silicon issues and test escapes.
• Drive improvements in test-coverage and test-time across projects and tapeouts.

Skills

DFx expertise

RTL coding

ATPG/LINT

silicon debug

Cross-functional collaboration

Education

Bachelor’s in CS/CE

Master’s in CS/CE

PhD in related field

Tools

LINT

ATPG

STA tools

Job description

## DFx EngineerApply: On-site: 3900 N Capital of Texas Hwy, Austin, TX, USA: Full time: Posted Today: End Date: December 31, 2026 (30+ days left to apply): R121224**Position Summary**Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us!**Role and Responsibilities**As a seasoned DFx engineer, you will be involved across the entire spectrum of activities all the way from defining the DFT scan architecture through implementation and culminating in pattern generation including silicon debug. You will be working on IP-level projects (GPU, system interconnect) in bleeding-edge processes that continually drive high test-coverage requirements. *This position is local to Austin, TX only*.* You understand SOC requirements and project milestones to help define a DFT architecture which optimally balances between coverage, test-time, and execution.* You create a detailed implementation spec which documents details of the architecture including SOC-level interface, clock design, and support of various test/debug modes.* You close on the spec with stakeholders including DFX / RTL / SOC / STA / PD teams.* You implement DFT scan: RTL creation, LINT, timing-constraints, ATPG and simulation. Benchmark test-coverage and test-time to ensure that they meet expectations.* You drive towards continuing DFX excellence: improving test-coverage, minimizing test-time, and exploring tools / methods that improve execution efficiency.* You build strong collaboration with SOC and Product/Test Engineering teams to quickly resolve any silicon issues including test-escapes and yield loss.**Skills and Qualifications*** 10+ years of experience with a Bachelor’s degree in Computer Science/Computer Engineering/relevant technical field, or 8+ years of experience with a Master’s degree, or 6+ years of experience with a PhD* 10+ years of DFx expertise encompassing multiple tapeouts for digital IP (CPU / GPU) and/or SOC projects* Demonstrated ability to architect DFT solutions from scratch on at least 1 project, and to create detailed specifications that can be used as a blueprint for implementation.* Detailed understanding of test-coverage requirements across various scan modes especially as they pertain to bleeding-edge process nodes.* Strong familiarity with RTL coding & STA with working knowledge of Physical Design* Familiarity with multi-voltage and multi-clocking domain implementation is a plus.* Exposure to advanced approaches including hierarchical DFT and streaming fabric.* Strong post-silicon experience as it relates to debugging silicon behavior and test-escape issues. Is able to solve difficult problems with creative solutions or analysis.* Crisp written and oral communication skills including working with global stakeholders* Thrives in fast-paced environment: i.e. yearly project tapeouts **Our Team** We’re strengthening our team of talented individuals with diverse skill sets to build a technology roadmap and deliver market-leading GPU. Our Xclipse GPU is the first mobile GPU with ray tracing technology that enables console-level graphic for Samsung Galaxy smartphones. With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments. Our Physical Design group is part of the larger Design Implementation team at SARC/ACL. The fast-paced environment here provides us opportunities to learn different areas of design implementation and diversifying our technical expertise. We take pride in our highly collaborative team culture and feel supported by our leadership to explore new ideas and bring them to reality everyday. We believe in connecting your area of expertise with the right level and functional discipline that can empower you to grow. **Total Rewards** At Samsung – SARC/ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $180,200 and $270,400. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location. This is an exempt position, which is not eligible for overtime pay under the Fair Labor Standards Act (FLSA). Samsung employees have access to benefits including medical, dental, vision, life insurance, 401(k), free onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance. Additionally, this role might be eligible to participate in long term incentive plan and relocation. **Trade Secrets** By submitting an application, you agree not to disclose to Samsung or induce or encourage Samsung to use any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity. **U.S. Export Control** This role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization.