DFT Engineer

Sira Consulting, an Inc 5000 company

California (MO)

On-site

USD 120,000 - 180,000

Full time

42 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Sira Consulting invites an experienced DFT/ATPG engineer to join our fast-paced semiconductor programs in the United States. You will design and validate test strategies for SoC/ASIC, focusing on controllability, observability, and scan-based testing to ensure high test coverage.

Key responsibilities include ATPG pattern generation, analysis, and debugging, MBIST memory test architectures and diagnostics, and IO test methodologies for interface validation.

Qualifications

  • 5+ years of hands-on experience in DFT and ATPG for SoC/ASIC designs.
  • Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing.
  • Expert in ATPG pattern generation, analysis, and debugging.
  • Experience with MBIST and memory test architectures and diagnostics.
  • Knowledge of IO test methodologies for interface and pin-level validation.
  • Solid understanding of clock DFT and clock verification concepts.
  • Strong digital design and RTL fundamentals.
  • Experience with industry standard DFT/ATPG EDA tools.
  • Ability to work in fast-paced, high-performance semiconductor programs.
  • Strong analytical, problem-solving, and communication skills.

Skills

DFT fundamentals
ATPG (pattern generation)
Scan-based testing
MBIST
Memory test architectures
IO test methodologies
Clock DFT
RTL fundamentals
EDA tools
Problem solving
Communication skills

Tools

DFT/ATPG EDA tools

Job description

  • 5+ years of hands-on experience in DFT and ATPG for SoC or ASIC designs
  • Strong understanding of DFT fundamentals including controllability, observability, and scan-based testing
  • Proven expertise in ATPG pattern generation, analysis, and debug
  • Experience with MBIST, including memory test architectures and diagnostics
  • Knowledge of IO Test methodologies for interface and pin level validation
  • Solid understanding of clock DFT and clock verification concepts
  • Strong grasp of digital design and RTL fundamentals
  • Experience with industry standard DFT/ATPG EDA tools
  • Ability to work effectively in fast paced, high performance semiconductor programs
  • Strong analytical, problem solving, and communication skills
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DFT Engineer
DFT Engineer

AllianceIT Inc • Santa Clara (CA)

On-site
USD 130,000 - 170,000
DFT Engineer
DFT Engineer

Apetan Consulting LLC • Santa Clara (CA)

On-site
USD 120,000 - 180,000
DFT Engineer
DFT Engineer

Sira Consulting, an Inc 5000 company • Santa Clara (CA)

On-site
USD 120,000 - 210,000
DFT Engineer
DFT Engineer

Synstack Technologies • California (MO)

On-site
USD 110,000 - 170,000
DFT Engineers
DFT Engineers

Talent on Staffing • California (MO)

On-site
USD 120,000 - 180,000
DFT Engineers
DFT Engineers

H R PUNDITS INC • Santa Clara (CA)

On-site
USD 100,000 - 130,000
DFT Engineer
DFT Engineer

MatchPoint • San Francisco (CA)

On-site
USD 120,000 - 180,000
DFT Engineer ( 5+ years )
DFT Engineer ( 5+ years )

Quest Global • Mountain View (CA)

On-site
USD 110,000 - 140,000
DFT Engineer
DFT Engineer

5 Star Recruitment • Austin (TX)

On-site
USD 100,000 - 130,000
DFT Engineer
DFT Engineer

Quest Global • Santa Clara (CA)

On-site
USD 140,000 - 190,000