Design Verification Lead: AI Hardware & Photonics (Onsite)

Neurophos

Austin (TX)

On-site

USD 190,000 - 260,000

Full time

13 days ago
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health premium coverage
HSA contributions
Unlimited PTO
401(k) matching
Stock options
Voluntary benefits package

Job summary

Neurophos, located in Austin, TX (onsite) with a niche in silicon photonics, seeks a seasoned Verification Architect to lead end‑to‑end verification of GPU-class/ASIC blocks. You will own testbench architecture, integrate VIPs, and drive emulation and tapeout readiness.

Join a fast‑growing AI hardware startup and shape the verification roadmap. You will coordinate across RTL, physical design, DFT and validation teams while leveraging AI tooling to accelerate coverage closure.

Qualifications

  • 8 to 15 years in design verification, including leading verification on a GPU-class or complex compute ASIC through tapeout.
  • Deep UVM and SystemVerilog expertise, including ownership of testbench architecture, formal verification, coverage analysis and CI/CD methodology.
  • Gate-level simulation experience. You know what gate sim costs you in visibility and where it belongs in a tapeout schedule.
  • Verification experience on a chip with many independently developed blocks and analog components, including integration of analog models.
  • Comfort standing up a verification environment end to end, including emulation infrastructure.
  • Breadth across the flow, from module-level simulation through SoC integration and into validation planning.

Responsibilities

  • Own verification methodology and testbench architecture, built on UVM with a strong emphasis on AI driven flows.
  • Build the verification plan across levels: module-level simulation, SoC integration, interface checks, top-level IO, and how each feeds the validation plan.
  • Specify, evaluate and Integrate third party VIP into the environment Own gate-level simulation with SDF-annotated timing as part of tapeout closure.
  • Extend our FPGA-based verification harness so modules can be exercised with real code, quickly, without burning simulator licenses.
  • Stand up and operate our emulation environment, including provisioning and execution on cloud-hosted infrastructure.
  • Use AI tooling to generate and iterate testbenches and assertions, optimizing based on coverage feedback, and iterating to ensure high quality verification.
  • Build and lead the verification team, partnering with system architecture, RTL design, physical design, DFT and validation.

Skills

UVM / SystemVerilog
Gate-level verification
SoC verification
CI/CD
Emulation infrastructure
Team leadership
Analog model integration
Hands-on emulation
Cadence toolchain
FPGA verification
WREAL models

Tools

Palladium
Cadence toolchain
FPGA-based verification
WREAL

Job description

Neurophos, located in Austin, TX (onsite) with a niche in silicon photonics, seeks a seasoned Verification Architect to lead end‑to‑end verification of GPU-class/ASIC blocks. You will own testbench architecture, integrate VIPs, and drive emulation and tapeout readiness.

Join a fast‑growing AI hardware startup and shape the verification roadmap. You will coordinate across RTL, physical design, DFT and validation teams while leveraging AI tooling to accelerate coverage closure.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Lead
Design Verification Lead

Neurophos • Austin (TX)

On-site
USD 190,000 - 260,000
Health premium coverage
HSA contributions
Unlimited PTO
+3
Senior Physical Design Lead for AI Photonics
Senior Physical Design Lead for AI Photonics

Neurophos • Austin (TX), Sunnyvale (CA)

On-site
USD 200,000 - 260,000
Health insurance
Unlimited PTO
401(k) matching
+2
Design Verification Lead
Design Verification Lead

Neurophos, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000
Health insurance
Unlimited PTO
401(k) matching
+2
Lead ASIC Verification Engineer — AI Inference Hardware
Lead ASIC Verification Engineer — AI Inference Hardware

Positron AI • Austin (TX), Northern (KY)

Hybrid
USD 200,000 - 350,000
Health insurance
Life insurance
Disability coverage
+2
Design Verification Engineer
Design Verification Engineer

Acceler8 Talent • Mountain View (CA)

Hybrid
USD 230,000 - 300,000
Lead Silicon Photonics Verification Architect
Lead Silicon Photonics Verification Architect

Ayar Labs • San Jose (CA)

On-site
USD 190,000 - 240,000
Lead SoC Architect — Photonics AI Hardware
Lead SoC Architect — Photonics AI Hardware

Neurophos • San Mateo (CA)

On-site
USD 180,000 - 280,000
Health benefits
Unlimited PTO
401(k) + stock options
+1
Design Verification Lead – PCIe/CXL IP, AI-Driven QA
Design Verification Lead – PCIe/CXL IP, AI-Driven QA

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Lead Design Verification Architect for AI-Driven SoCs
Lead Design Verification Architect for AI-Driven SoCs

Kindredventures • Palo Alto (CA)

On-site
USD 120,000 - 180,000
Competitive salary and equity stake
Fast-paced startup environment
Challenges in AI and silicon design
Design Verification Engineer
Design Verification Engineer

Platform Recruitment • San Francisco (CA)

On-site
USD 150,000 - 210,000