Enable job alerts via email!

Design Verification Engineer (University Grad)

Meta

Redmond (WA)

On-site

USD 114,000 - 133,000

Full time

4 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading company in augmented reality seeks a Design Verification Engineer to validate new core IP implementations. You will leverage your expertise in digital design and verification to contribute to cutting-edge graphics and sensing algorithms, ensuring high-quality design through collaboration and innovative methodologies.

Benefits

bonus
equity
benefits

Qualifications

  • Experience with ASIC development cycle.
  • Experience in architecting and implementing Design Verification infrastructure.

Responsibilities

  • Define and track detailed test plans for different modules.
  • Drive Design Verification to closure based on defined metrics.
  • Collaborate with cross-functional teams to ensure design quality.

Skills

Verilog
SystemVerilog
C/C++
Python
TCL
Perl
Shell

Education

Bachelor's degree in Computer Science
Bachelor's degree in Computer Engineering
Master's degree in Computer Science
Master's degree in Computer Engineering

Tools

EDA tools
revision control systems

Job description

Design Verification Engineer (University Grad)

Meta's Reality Labs (RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms.As a Design Verification Engineer at Meta Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art graphics and sensing algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art IPs.

Design Verification Engineer (University Grad) Responsibilities

Work with researchers and architects defining verification plans for each of the different core IP.

Define and track detailed test plans for the different modules and top levels.

Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.

Debug, root-cause and resolve functional failures in the design, partnering with the Design team.

Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.

Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

Minimum Qualifications

Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta

Experience with ASIC development cycle.

Experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.

Experience in one or more of the following areas along with functional verification - SystemVerilog Assertions, Formal, Emulation.

Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.

Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.

Interpersonal experience: cross-group and cross collaboration.

Must obtain work authorization in the country of employment at the time of hire, and maintain ongoing work authorization during employment.

Preferred Qualifications

Demonstrated experience in development of UVM based verification environments from scratch.

Demonstrated experience with Design verification of GPUs and Compression accelerators.

Demonstrated experience with revision control systems like Mercurial(Hg), Git or SVN.

Demonstrated experience with low power design.

Master's degree in Computer Science, Computer Engineering, or a related field.

For those who live in or expect to work from California if hired for this position, please click here for additional information.

About Meta

Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.

$114,000/year to $133,000/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here .

Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form .

Apply for this job

Take the first step toward a rewarding career at Meta.

Explore jobs that match your skills and experience. Search by technology, team or location to find an opening that’s right for you.

Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here .

Meta is committed to providing reasonable support (called accommodations) in our recruiting processes for candidates with disabilities, long term conditions, mental health conditions or sincerely held religious beliefs, or who are neurodivergent or require pregnancy-related support. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form .

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Design Verification Engineer (University Grad)

Facebook

Redmond

On-site

USD 114,000 - 133,000

7 days ago
Be an early applicant

Design Verification Engineer (Silicon Engineering)

SpaceX

Redmond

On-site

USD 122,000 - 145,000

2 days ago
Be an early applicant