Design Verification Engineer (University Grad)

Facebook; Redmond (WA); On-site; USD 114,000 - 133,000; Full time

Job summary

Meta's Reality Labs seeks a Design Verification Engineer to validate new core IP implementations and optimize graphics algorithms. You will collaborate with researchers and engineers, using your skills in digital design and verification to ensure high-quality AR devices.

Qualifications

• Experience with ASIC development cycle.
• Interpersonal experience: cross-group and cross collaboration.

Responsibilities

• Define verification plans for core IP.
• Drive Design Verification to closure based on metrics.
• Collaborate with cross-functional teams.

Skills

Verilog

SystemVerilog

C/C++

Python

TCL

Perl

Shell

Education

Bachelor's degree in Computer Science

Master's degree in Computer Science

Tools

EDA tools

Mercurial

Git

SVN

Job description

**Summary:**

Meta's Reality Labs (RL) focuses on delivering Meta's vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. Meta RL Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms.As a Design Verification Engineer at Meta Reality Labs, you will work with a world-class group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art graphics and sensing algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art IPs.

**Required Skills:**

Design Verification Engineer (University Grad) Responsibilities:

1. Work with researchers and architects defining verification plans for each of the different core IP.

2. Define and track detailed test plans for the different modules and top levels.

3. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.

4. Debug, root-cause and resolve functional failures in the design, partnering with the Design team.

5. Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.

6. Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

**Minimum Qualifications:**

Minimum Qualifications:

7. Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta

8. Experience with ASIC development cycle.

9. Experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.

10. Experience in one or more of the following areas along with functional verification - SystemVerilog Assertions, Formal, Emulation.

11. Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.

12. Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.

13. Interpersonal experience: cross-group and cross collaboration.

14. Must obtain work authorization in the country of employment at the time of hire, and maintain ongoing work authorization during employment.

**Preferred Qualifications:**

Preferred Qualifications:

15. Demonstrated experience in development of UVM based verification environments from scratch.

16. Demonstrated experience with Design verification of GPUs and Compression accelerators.

17. Demonstrated experience with revision control systems like Mercurial(Hg), Git or SVN.

18. Demonstrated experience with low power design.

19. Master's degree in Computer Science, Computer Engineering, or a related field.

**Public Compensation:**

$114,000/year to $133,000/year + bonus + equity + benefits

**Industry:** Internet

**Equal Opportunity:**

Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [e-mail].