Design Verification (DV) Engineer - 2027 Grads

Hudson River Trading

New York (NY)

On-site

USD 270,000 - 330,000

Full time

21 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Discretionary bonuses
Competitive benefits package
Open-source project involvement

Job summary

Hudson River Trading is seeking a Design Verification engineer to join our Hardware team in New York. You will write testbenches, verification plans and robust environments for FPGA/ASIC based compute engines used in ultra-low latency trading.

Candidates excel in RTL verification, Python and Linux, with Cocotb familiarity; C++ a plus. You will collaborate with designers, maintain test suites and contribute to open-source toolchains that power our platforms.

Qualifications

  • Expertise in RTL verification and testbench development.
  • Strong Python scripting and Linux familiarity.
  • C++ experience is a plus and Cocotb preferred.

Responsibilities

  • Create testbenches and tests for hardware platform.
  • Write detailed verification plans and maintain CI/integration workflows.
  • Root-cause RTL bugs and collaborate with designers for bringup.

Skills

RTL verification
Python
Linux
C++ experience
Cocotb
Testbench development

Education

Bachelor's degree in CS/CE

Tools

Cocotb
Verilator
Slang

Job description

The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technologies to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to world-class machine learning accelerators.

These high performance designs require even higher performance verification. We are looking for Design Verification (DV) engineers who are passionate about writing testbenches and building verification environments to exercise complex HDL. You are excited about exploring the EDA landscape and want to be part of a team actively working to rethink, redesign, and surpass the status quo. For example, members of our team are active maintainers of popular open source projects such as Slang, Verilator, and Cocotb.

Design verification is part of an innovative, growing team at HRT which is integral to the success of our trading. You can expect to always be challenged by the ever-changing financial markets as you work to ensure correctness and robustness of our critical hardware in an extremely fast-paced, real-time environment. No financial experience is necessary.

Responsibilities
  • Creating testbenches and tests for our hardware platform, leveraging a hybrid open-source/proprietary, highly flexible environment
  • Writing detailed verification plans
  • Quickly root-cause RTL bugs
  • Collaborating directly with designers for rapid bringup of new projects and debugging of existing designs
  • Managing test suites and continuous integration infrastructure
  • Developing and improving open-source and internal tools
Qualifications
  • Superb debugging and analytical skills
  • Experience with RTL functional verification
  • Proficiency in Python
  • Comfortable in a Linux environment
  • Familiarity with Cocotb preferred
  • C++ experience is a plus
  • A bachelor’s degree in computer engineering, computer science or a related field

The estimated base salary range for this position is 300,000 USD per year (or local equivalent). The base pay offered may vary depending on multiple individualized factors, including location, job-related knowledge, skills, and experience. This role will also be eligible for discretionary performance-based bonuses and a competitive benefits package.

Culture

Hudson River Trading (HRT) brings a scientific approach to trading financial products. We have built one of the world's most sophisticated computing environments for research and development. Our researchers are at the forefront of innovation in the world of algorithmic trading.
At HRT we welcome a variety of expertise: mathematics and computer science, physics and engineering, media and tech. We’re a community of self-starters who are motivated by the excitement of being at the cutting edge of automation in every part of our organization—from trading, to business operations, to recruiting and beyond. We value openness and transparency, and celebrate great ideas from HRT veterans and new hires alike. At HRT we’re friends and colleagues – whether we are sharing a meal, playing the latest board game, or writing elegant code. We embrace a culture of togetherness that extends far beyond the walls of our office.
Feel like you belong at HRT? Our goal is to find the best people and bring them together to do great work in a place where everyone is valued. HRT is proud of our diverse staff; we have offices all over the globe and benefit from our varied and unique perspectives. HRT is an equal opportunity employer; so whoever you are we’d love to get to know you.

Please be advised: Use of AI tools by an applicant during interviews or assessments is strictly prohibited, unless otherwise instructed or agreed upon. We employ various methods to evaluate the authenticity of candidate responses. If we determine that AI assistance was used by an applicant during an interview or an assessment, we reserve the right to immediately end the interview or assessment, disqualify the applicant’s candidacy and/or rescind any job offers extended.

You can review our Global Applicant Privacy Notice, which explains how we process applicant information.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification (DV) Engineer
Design Verification (DV) Engineer

Hudson River Trading • New York (NY)

On-site
USD 200,000 - 300,000
Design Verification (DV) Engineer – 2027 Grads
Design Verification (DV) Engineer – 2027 Grads

Hudson River Trading • New York (NY)

Hybrid
USD 270,000 - 330,000
Design Verification Engineer - Low-Latency FPGA/ASIC
Design Verification Engineer - Low-Latency FPGA/ASIC

Hudson River Trading • New York (NY)

Hybrid
USD 270,000 - 330,000
Low-Latency Trading Systems Engineer
Low-Latency Trading Systems Engineer

Hudson River Trading • Chicago (IL)

On-site
USD 150,000 - 250,000
Medical insurance
Dental insurance
Vision insurance
+3
Software Engineer (C++ or Python) – 2027 Grads Austin, TX, United States; Chicago, Illinois, United States; London, United Kingdom; New York, NY, United States; Singapore
Software Engineer (C++ or Python) – 2027 Grads Austin, TX, United States; Chicago, Illinois, United States; London, United Kingdom; New York, NY, United States; Singapore

Hudson River Trading • Austin (TX)

Hybrid
USD 300,000 - 350,000
Medical benefits
Sign-on bonus
Junior Electronic Trading Support Engineer
Junior Electronic Trading Support Engineer

Hudson River Trading • New York (NY)

On-site
USD 100,000 - 150,000
High-Speed FPGA/ASIC Verification Engineer
High-Speed FPGA/ASIC Verification Engineer

Hudson River Trading • New York (NY)

On-site
USD 200,000 - 300,000
Software Engineer - GPU reliability
Software Engineer - GPU reliability

Hudson River Trading • New York (NY)

On-site
USD 200,000 - 300,000
Medical insurance
Dental insurance
Vision insurance
+5
Software Engineering Internship (C++ or Python) – Summer 2027
Software Engineering Internship (C++ or Python) – Summer 2027

Hudson River Trading • Chicago (IL)

On-site
USD 290,000 - 320,000
Signing bonus
Company-paid housing
Meals
Design Verification Engineer — Open-Source FPGA/ASIC
Design Verification Engineer — Open-Source FPGA/ASIC

Hudson River Trading • New York (NY)

On-site
USD 270,000 - 330,000
Discretionary bonuses
Competitive benefits package
Open-source project involvement