Design Engineer II

Silicon Labs

Austin (TX)

Hybrid

USD 102,000 - 189,000

Full time

9 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Great medical plan
Dental and vision plans
401k with match
RSUs
Life/AD&D and disability
Flexible spending accounts
Adoption assistance
Back-Up childcare
Tuition reimbursement
Free downtown parking
Onsite gym
Monthly wellness offerings
Free snacks
Volunteer days
Charitable contribution match

Job summary

Silicon Labs in Austin, TX is seeking a Digital Design Engineer II to develop highly integrated, low-power SoCs for the IoT wireless market. You will design and verify RTL modules, optimize power and timing, and collaborate across firmware, software, and hardware teams to deliver production-ready silicon.

The role requires a Master’s in Electrical Engineering and 3–5 years of CMOS IC design experience, with SystemVerilog, Python, and scripting skills, and a hands-on approach to pre-silicon and

Qualifications

  • Master's degree in Electrical Engineering required.
  • 3–5 years of digital CMOS IC design experience.
  • Experience taking designs through silicon lifecycle to production.

Responsibilities

  • Develop complex SoC architectures with multiple processors.
  • RTL design of modules using SystemVerilog HDL.
  • Conduct architecture/design/verification reviews.
  • Silicon bring-up and support across teams.

Skills

Verilog RTL design
Embedded processor systems
Power/clock domain optimization
Python scripting
C programming
Logic simulators
Git Perforce Methodics

Education

Master's degree in Electrical Engineering

Tools

SystemVerilog
Verilog HDL
Simulation tools

Job description

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com.Digital Design Engineer IIAustin, TXThe RoleAs a Digital Design Engineer II you will develop world class, highly integrated, low power, System on a Chip devices to serve the IoT wireless market.ResponsibilitiesDevelop complex SoC/chip Architectures with multiple processors, digital and mixed signal subsystems, multiple power, and clock domains with a goal towards optimizing power for specific customer scenarios.RTL design of modules through System Verilog HDL coding, adhering to quality standards.Prepare and hold architecture, design, and verification reviews with technical staff throughout project lifecycleSoC level configuration and integration of digital and mixed-signal IPs. Examples include embedded processors, memory and controllers, busses, power and clocking systems, security systems, machine learning, radio systems, analog IP, and pads.Perform logic synthesis, full chip timing and power analysis to optimize designs for key customer scenarios.Experience in working with backend team to optimize design for power performance and area.Pre-silicon verification utilizing a combination of block/chip-level test benches.Validation/bring-up of designs on silicon, providing support to cross-functional teamsSkills You Will NeedMinimum Qualifications:Master’s degree in Electrical Engineering3-5 years of professional experience in digital CMOS IC designVerilog RTL design with demonstrated experience of taking designs through the silicon development lifecycle to productionKnowledge of embedded processor systems and C codingExperience with logic simulators for both RTL and gate-level simulation, design/waveform browsers, and power analysis toolsExperience with logic synthesis and timing constraintsExperience in working with analog and mixed signal designs, to support design integration and verification of these subsystems in SOC.Experience with scripting and automation. Knowledge of Python, Perl, and TclExperience with revision control and configuration management systems (such as Perforce, Git, Methodics)Excellent written and verbal communications skillsDemonstrated ability to generate high output in a self-driven mannerExperience with artificial intelligence (AI) powered tools and technologies used to enhance productivity, analysis, and decision-makingBenefits & PerksYou can look forward to the following benefits:Great medical (Choice of PPO or Consumer Driven Health Plan with HSA), dental and vision plansHighly competitive salary401k plan with match and Roth plan optionEquity rewards (RSUs)Life/AD&D and disability coverageFlexible spending accountsAdoption assistanceBack-Up childcareAdditional benefit options (Commuter benefits, Legal benefits, Pet insurance)Flexible PTO schedule3 paid volunteer days per yearCharitable contribution matchTuition reimbursementFree downtown parkingOnsite gymMonthly wellness offeringsFree snacksCompany updates with our CEO#LI-KB1#LI-HybridThe annualized base pay range for this role is expected to be between $101,500 - $188,500 USD. Actual base pay could vary based on factors including but not limited to experience, geographic location where work will be performed and applicant’s skill set. The base pay is just one component of the total compensation package for employees. Other rewards may include an annual cash bonus, equity package and a comprehensive benefits package.Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Engineer II
Design Engineer II

Silicon Laboratories Inc. • Austin (TX)

Hybrid
USD 102,000 - 189,000
Excellent medical plans
401k with match
Equity RSUs
+3
Associate Staff Design Modeling Egineer
Associate Staff Design Modeling Egineer

Silicon Labs • Austin (TX)

Hybrid
USD 125,000 - 231,000
Great medical
401k plan
Equity rewards
+3
Senior Design Verification Engineer
Senior Design Verification Engineer

Silicon Labs • Austin (TX)

On-site
USD 125,000 - 231,000
Medical benefits
401k with match
Equity rewards
+2
Associate Staff Analog Design Engineer
Associate Staff Analog Design Engineer

Silicon Labs • Austin (TX)

On-site
USD 125,000 - 231,000
Great medical coverage
401k plan with match
Equity rewards (RSUs)
+7
Senior Product Test Engineer
Senior Product Test Engineer

Silicon Labs GmbH • Austin (TX)

On-site
USD 102,550 - 190,450
Great medical
401k with match
RSUs equity
+1
Chip Lead
Chip Lead

Silicon Laboratories Inc. • Austin (TX)

On-site
USD 161,000 - 298,000
Great medical benefits
Competitive salary
401k with match
+1
Static Timing Analysis Engineer
Static Timing Analysis Engineer

Silicon Laboratories Inc. • Austin (TX)

Hybrid
USD 161,000 - 298,000
Great medical plans
401k with match
Equity rewards (RSUs)
+3
Software Engineer I
Software Engineer I

Silicon Labs • Austin (TX)

On-site
USD 79,000 - 146,000
Medical plans
Dental and vision plans
401k with match
+7
Senior/ Associate Staff Wireless Embedded Software Engineer
Senior/ Associate Staff Wireless Embedded Software Engineer

Silicon Labs GmbH • Boston (MA)

On-site
USD 125,000 - 231,000
Medical coverage (PPO or HSA)
Flexible vacation
Salary competitive
+13
RF Validation Engineer II
RF Validation Engineer II

Silicon Labs • Austin (TX)

On-site
USD 103,000 - 191,000
Great medical plan (PPO/HSA)
Dental & vision plans
401k with match
+5