CPU Design Timing Engineer

Apple

Beaverton (OR)

On-site

USD 181,100 - 318,400

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
Tuition reimbursement
Discounted products and services

Job summary

A leading technology company in Beaverton, Oregon is seeking a CPU Design Timing Engineer to oversee timing closure for projects involving complex CPU designs. Candidates should have a Bachelor's degree and over 10 years of experience in timing analysis. Familiarity with tools like PrimeTime or Tempus, along with strong scripting skills in TCL, Perl, or Python, is essential. This role offers a competitive salary range and comprehensive employee benefits including medical coverage and stock options.

Qualifications

  • Minimum BS and 10+ years of relevant experience.
  • Experience with static timing analysis tool.
  • Knowledge of multiple clock domains and noise analysis.

Responsibilities

  • Develop timing flow and improve analysis flows.
  • Drive timing closure for the CPU.

Skills

Static Timing Analysis
TCL
Perl or Python
Noise Analysis
Data Parsing

Education

Bachelor's degree in relevant field

Tools

PrimeTime
Tempus

Job description

Overview

Summary Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there\'s no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!

In this role, you will be responsible for all aspects of timing including working with the implementation and RTL teams on timing changes, helping with construction/modify timing flows, timing analysis, and timing closure.

Description

As the CPU Design Timing Engineer, you will be responsible for the timing closure of the project.

Responsibilities
  • Working with the CAD team to develop the timing flow that will be used on the project including scripting to improve analysis flows and engineer efficiency.
  • Work extensively with CPU micro-architects and Implementation engineers to drive timing closure for the CPU.
Minimum Qualifications
  • Minimum BS and 10+ years of relevant experience
  • Experience with a static timing analysis tool such as PrimeTime® or Tempus®
  • Experience with timing analysis with multiple clock and power domains, noise analysis, and fixing noise in designs
  • Experience with variation modeling
  • Experience with TCL and either Perl or Python
  • Experience with SDC command usage including clock definitions, timing exceptions, and IO constraints
Preferred Qualifications
  • Prior experience performing timing analysis in high speed digital designs such as CPUs or other similar designs
  • Understanding of physical design tools and methodology including logic synthesis, PnR, parasitic extraction, logic equivalence
  • Understanding of deep sub-micron technologies and scaling trends
  • Working knowledge of CPU microarchitecture including common fundamental timing paths
  • Working knowledge of clock-domain crossing and reset-domain crossing
  • Experience with RTL modeling and assertion based verification is a plus
  • Possess data parsing, analysis and representation/plotting skills
Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $181,100 and $318,400, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple\’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple\’s Employee Stock Purchase Plan. You\'ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Design Timing Engineer
CPU Design Timing Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 150,000 - 278,000
Stock options / RSUs
Discounted Apple products
Tuition reimbursement
+2
CPU Design Timing Engineer
CPU Design Timing Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Clock Implementation Engineer
CPU Clock Implementation Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 184,000 - 325,000
CPU Gate Level Synthesis Engineer
CPU Gate Level Synthesis Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 184,000 - 325,000
CPU Implementation Engineer
CPU Implementation Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Medical and dental coverage
Retirement benefits
Employee stock plan
+1
CPU Implementation Engineer
CPU Implementation Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
CPU Implementation Lead Engineer
CPU Implementation Lead Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 184,000 - 325,000
CAD Engineer, Silicon Learning and Static Timing Analysis
CAD Engineer, Silicon Learning and Static Timing Analysis

Apple • Austin (TX)

On-site
USD 185,000 - 325,000
Stock programs
Employee stock purchase plan
Medical and dental coverage
+4
CPU Performance Architect, Platform Architecture
CPU Performance Architect, Platform Architecture

Apple Inc. • Cambridge (MA)

On-site
USD 190,000 - 287,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
CPU Processor Performance Verification Engineer
CPU Processor Performance Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000