CPU Design Engineer

Altera

San Jose (CA)

On-site

USD 133,000 - 193,000

Full time

6 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Altera is seeking an innovative Soft CPU Design Engineer to join its IP Engineering team at the San Jose, CA headquarters. You will design and optimize Soft CPU cores tailored for Altera FPGA architectures, focusing on high performance and area efficiency.

Responsibilities include RTL design in SystemVerilog, PPA optimization, timing closure, configurable ISA extensions, and collaboration with DV teams on simulations and hardware validation.

Qualifications

  • Bachelor’s, Master’s, or Ph.D. in Electrical/Computer Engineering or related.
  • 3+ years of digital design experience focusing on CPU/Processor RTL and FPGA implementation.
  • Proficiency in SystemVerilog or Verilog for FPGA synthesis.
  • Knowledge of processor pipelines, hazards, branch prediction, and memory hierarchies.

Responsibilities

  • Architect, design, and implement Soft CPU cores mapped to Altera FPGA architectures.
  • Optimize PPA for programmable logic around ALMs, M20K/MLAB blocks, DSP columns.
  • Drive FPGA synthesis and timing closure using proprietary tool flows.
  • Implement configurable features including optional ISA extensions and custom instructions.
  • Collaborate with DV teams to create simulations and validate hardware on development boards.

Skills

SystemVerilog
Verilog
Processor RTL design

Education

Bachelor's degree in Electrical/Computer Engineering
Master's degree in Electrical/Computer Engineering
Ph.D. in Electrical/Computer Engineering

Tools

Quartus Prime Pro
Platform Designer (Qsys)
TimeQuest Timing Analyzer
Signal Tap

Job description

Job Details: Job Description: We are seeking an innovative Soft CPU Design Engineer to join our IP Engineering team at our Altera Headquarters in San Jose, CA. In this specialized role, you will be responsible for the micro-architecture, RTL design, and implementation of high-performance, area-efficient Soft CPU cores. Unlike traditional ASIC design, your focus will be entirely on architecting processor pipelines that are natively optimized to leverage Altera FPGA architectures (including ALMs, embedded memory blocks, and DSP slices). You will directly shape the future of Altera's embedded processor roadmaps, such as our RISC-V-based Nios V ecosystem, enabling customers to deploy flexible, high-efficiency processing directly into programmable logic.

Key Responsibilities
  • FPGA-Targeted RTL Design: Micro-architect, design, and implement Soft CPU cores (using SystemVerilog/Verilog) intentionally structured to map efficiently onto Altera FPGA architectures
  • PPA Optimization for Programmable Logic: Maximize Performance, Power, and Area (PPA) by optimizing processor pipelines around FPGA-specific constraints, utilizing Adaptive Logic Modules (ALMs), M20K/MLAB memory blocks, and specialized DSP columns.
  • FPGA Synthesis & Timing Closure: Drive the design through Altera's proprietary tool flows , managing floorplanning, placement constraints, and aggressive timing closure at high frequencies.
  • Customization & Extensibility: Implement features allowing for highly configurable soft cores, including optional instruction set extensions, custom instructions, and variable cache configurations.
  • Verification & Validation: Collaborate with Design Verification (DV) teams to build robust simulation environments and actively participate in hardware validation using Altera development boards.

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. $133.2K - $192.8K USD

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

Qualifications: Required Skills & Qualifications
  • Education: Bachelor's, Master's, or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical discipline.
  • Core Experience: 3+ years of digital design experience with a specific focus on CPU/Processor RTL design and FPGA implementation.
  • Languages: Advanced proficiency in SystemVerilog or Verilog for FPGA synthesis.
  • Architectural Knowledge: Strong understanding of processor pipeline design, hazard handling, branch prediction, and memory hierarchy (caches, tightly-coupled memories).
  • FPGA Tooling: Deep hands-on proficiency with Altera Quartus Prime Pro, including advanced components like Platform Designer (Qsys), TimeQuest Timing Analyzer, and Signal Tap or similar EDA software.
Preferred Qualifications
  • In-depth familiarity with the open-source RISC-V ISA specification and custom instruction insertion.
  • Experience with standard FPGA on-chip interfaces like Avalon Memory-Mapped / Streaming and AMBA AXI interfaces.
  • Knowledge of compiler toolchains (GCC, LLVM), assembly programming, and embedded C debugging.
  • Proficiency in Python, Tcl, or Shell scripting to automate FPGA compilation and regression workflows.
Job Type

Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations:

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

About Altera

Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal NoC IP Micro-Architect
Principal NoC IP Micro-Architect

Altera • San Jose (CA)

On-site
USD 210,000 - 299,000
FPGA System Design Engineer
FPGA System Design Engineer

191 Altera Corporation • San Jose (CA)

On-site
USD 119,000 - 172,000
Physical Design Engineer
Physical Design Engineer

191 Altera Corporation • San Jose (CA)

On-site
USD 133,000 - 193,000
Firmware Developer
Firmware Developer

191 Altera Corporation • San Jose (CA)

On-site
USD 133,000 - 193,000
EDA Software Engineer
EDA Software Engineer

191 Altera Corporation • San Jose (CA)

On-site
USD 149,000 - 216,000
Senior Physical Design Engineer
Senior Physical Design Engineer

191 Altera Corporation • San Jose (CA)

On-site
USD 133,000 - 193,000
Field Applications Engineer (FAE)
Field Applications Engineer (FAE)

Altera Corporation • San Jose (CA), Northern (KY)

On-site
USD 187,000 - 271,000
Field Applications Engineer (FAE)
Field Applications Engineer (FAE)

191 Altera Corporation • San Jose (CA)

On-site
USD 187,000 - 271,000
FPGA Soft CPU Architect – RISC-V/Nios V
FPGA Soft CPU Architect – RISC-V/Nios V

Altera • San Jose (CA)

On-site
USD 133,000 - 193,000
EDA Software Engineer
EDA Software Engineer

altera • San Jose (CA)

On-site
USD 149,000 - 216,000