CPU Core Physical Design Engineer

Intel

Folsom (CA)

Hybrid

USD 106,000 - 173,000

Full time

47 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health benefits
Retirement plans

Job summary

Intel is seeking a CPU Physical Design Engineer to join the US CPU design team in California. The role covers physical design implementation from RTL to GDS, including synthesis, place and route, timing, and verification.

You will work with cross-functional teams to optimize microarchitectures and collaborate with EDA vendors to advance tool capabilities. The position targets candidates with a STEM degree and hands-on experience in VLSI, timing analysis, and low power design, offering a hybrid

Qualifications

  • Bachelor's or Master's in a STEM field with 1+ years of experience or 3+ months in VLSI circuit design and synthesis.
  • 3+ months of experience in Static timing analysis.
  • 3+ months of experience in Low power design.

Responsibilities

  • Implement physical design flows for custom CPU designs, transitioning from RTL code to GDS format.
  • Conduct synthesis, place and route, clock tree synthesis, and floor planning processes.
  • Perform static timing analysis, reliability verification, and power distribution optimization.
  • Execute verification and signoff processes, including formal equivalence, electrical rule checking, and layout validation.
  • Partner with cross-functional teams to optimize CPU microarchitectures.
  • Collaborate with EDA vendors to enhance tool capabilities for high-speed, low-power CPUs.
  • Develop and refine methodologies and automation flows to improve design processes and efficiency.

Skills

Strong problem solving
Tolerance of ambiguity
Cross-functional collaboration

Education

Bachelor's degree in Computer Engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree

Tools

Tcl/Perl/Python

Job description

Job Details

Job Description:

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone

We're looking for motivated and talented engineer to join the US CPU design team. In this role you will be critical to the development of next generation CPU's designed to power the AI revolution.

The CPU Physical Design Engineer
  • Performs physical design implementation of custom CPU designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the CPU physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.
  • Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking.
  • Analyzes results and makes recommendations to improve current and future CPU microarchitectures closely collaborating with logic, circuit, architecture, and design automation teams.
  • Possesses CPU-specific expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, structured placement, routing, synthesis, and DFT.
  • Works intimately with industry EDA vendors to build and enhance tool capabilities to design a highspeed, lowpower synthesizable CPU.
  • Optimizes CPU design to improve productlevel parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.
Highly Qualified Candidates Will Possess The Following Behavioral Traits
  • Strong problem solving.
  • Tolerance of ambiguity.
Business Group

You will join the Data Center Group (DCG), a global leader in developing cutting-edge technologies that power the infrastructure of the digital economy. This team is at the forefront of enabling advancements in cloud computing, artificial intelligence, and data analytics, delivering world-class solutions that support Intel's broader mission of creating world-changing technology. DCG fosters collaboration across diverse disciplines to design and optimize CPUs that meet the demands of today's data-driven world.

Key Responsibilities
  • Implement physical design flows for custom CPU designs, transitioning from RTL code to GDS format.
  • Conduct synthesis, place and route, clock tree synthesis, and floor planning processes.
  • Perform static timing analysis, reliability verification, and power distribution optimization.
  • Execute verification and signoff processes, including formal equivalence, electrical rule checking, and layout validation.
  • Partner with cross-functional teams, including logic, circuit, architecture, and design automation experts, to optimize CPU microarchitectures.
  • Collaborate with EDA vendors to enhance tool capabilities that support the design of high-speed, low-power CPUs.
  • Develop and refine methodologies and automation flows to improve design processes and efficiency.
Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications
  • The candidate must possess a bachelor's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree and 1+ years of experience OR master's degree in computer engineering, Computer Science or Electrical/Electronic Engineering or any STEM related degree.
  • 3+ months of experience in VLSI circuit design and synthesis.
  • 3+ months of experience in Static timing analysis
  • 3+ months of experience in Low power design
Preferred Qualifications

Experience in:

  • x86 CPU architecture.
  • Tcl/Perl/Python programming.
Benefits at Intel

Our total rewards package goes above and beyond just a paycheck. Whether you're looking to build your career, improve your health, or protect your wealth, we offer generous benefits to help you achieve your goals. Go to Intel Benefits ' Intel Careers for details of benefits available to you. Intel reserves the right to modify, change or discontinue benefit plans at any time in its sole discretion.

Job Type

College Grad

Shift

Shift 1 (United States of America)

Primary Location

US, California, Folsom

Additional Locations
Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $105,650.00 - 172,860.00 USD

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION:

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU Physical Design Engineer
CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 106,000 - 200,000
Stock bonuses
Health benefits
Vacation
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Intel • Austin (TX)

On-site
USD 164,000 - 270,000
Stock bonuses
Health insurance
Retirement plan
+1
Senior Physical Design Engineer (CPU)
Senior Physical Design Engineer (CPU)

Intel • Hillsboro (OR)

On-site
USD 150,000 - 230,000
Mid-level Physical Design Engineer CPU
Mid-level Physical Design Engineer CPU

Intel Corporation • Hillsboro (OR)

On-site
USD 122,000 - 232,000
Senior Physical Design Integration Engineer
Senior Physical Design Integration Engineer

Intel Corporation • Santa Clara (CA)

Hybrid
USD 256,000 - 362,000
Competitive pay
Stock bonuses
Health benefits
+2
Senior Physical Design Engineer - Neuromorphic Computing
Senior Physical Design Engineer - Neuromorphic Computing

Intel • Santa Clara (CA)

Hybrid
USD 164,000 - 269,000
Health benefits
Retirement plan
Vacation
CPU Core Physical Design Engineer
CPU Core Physical Design Engineer

Talanto • Folsom (CA), Northern (KY)

Hybrid
USD 106,000 - 173,000
Stock bonuses
Health benefits
Vacation
CPU Circuit Design Engineer
CPU Circuit Design Engineer

Intel • Austin (TX)

On-site
USD 91,000 - 173,000
Senior Physical Design Engineer - Neuromorphic Computing
Senior Physical Design Engineer - Neuromorphic Computing

Intel • Folsom (CA)

Hybrid
USD 164,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
Server CPU SoC Architect
Server CPU SoC Architect

Intel • Phoenix (AZ)

Hybrid
USD 161,000 - 270,000
Stock bonuses
Health, retirement, and vacation