CPU CDC/STA Engineer

Apple Inc.

United States

On-site

USD 150,400 - 277,600

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. is seeking engineers in Santa Clara to develop, improve, and maintain CDC and RDC sign-offs for CPU designs. You will collaborate with RTL and DV teams to define SystemVerilog assertions supporting CDC/RDC/STA constraints and assumptions, and build robust STA checks and sign-offs.

The role requires BS plus 3+ years experience, and TCL or Perl scripting. Strong Verilog/SVA knowledge plus familiarity with RF/EDA tools is valued within Apple’s hardware teams.

Qualifications

  • BS and 3+ years of relevant industry experience.
  • Scripting experience with TCL or Perl.
  • Experience in Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions.

Responsibilities

  • Responsible for developing, improving, and maintaining the CDC and RDC sign-offs for CPU designs.
  • Working with RTL and DV teams to recommend System Verilog assertions needed to support CDC/RDC/STA constraints and assumptions.
  • Responsible for developing, enhancing, and maintaining key STA checks and associated sign-offs for our CPUs.
  • Responsible for debugging vendor tool problems and collaborate with designers to help solve their problems.
  • Working closely with EDA vendor representatives to drive improvements and new methodologies.
  • Working closely with RTL, Verification, CAD, and Physical Design teams.

Skills

SystemVerilog Assertions (SVA)
DV Simulations
Verilog
TCL or Perl scripting

Education

Bachelor's degree

Tools

Spyglass
VC-Static
PrimeTime
Meridian

Job description

Santa Clara, California, United States Hardware

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Do you want to join us in these pursuits? Join us to help deliver the next groundbreaking Apple product!

Description

In this role, you will be:

  • Responsible for developing, improving, and maintaining the CDC and RDC sign-offs for CPU designs
  • Working with RTL and DV teams to recommend System Verilog assertions needed to support CDC/RDC/STA constraints and assumptions
  • Responsible for developing, enhancing, and maintaining key STA checks and associated sign-offs for our CPUs
  • Responsible for debugging vendor tool problems and collaborate with designers to help solve their problems
  • Working closely with EDA vendor representatives to drive improvements and new methodologies
  • Working closely with RTL, Verification, CAD, and Physical Design teams
Minimum Qualifications
  • Minimum BS and 3+ years of relevant industry experience
  • Scripting experience with TCL or Perl
  • Experience in one or more of the following: Static Timing Analysis (STA), Clock-Domain Crossing (CDC), or Reset Domain Crossing (RDC) solutions
Preferred Qualifications
  • Experience in SystemVerilog Assertions (SVA) and Design Verification (DV) Simulations
  • Knowledge in Spyglass, VC-Static, PrimeTime, or Meridian is a plus
  • Experience in Verilog

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $150,400 and $277,600, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

CPU CDC/RDC/STA Engineer
CPU CDC/RDC/STA Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
CPU CDC/STA Engineer - SV Assertions & Timing Sign-off
CPU CDC/STA Engineer - SV Assertions & Timing Sign-off

Apple Inc. • United States

On-site
USD 150,400 - 277,600
CPU CDC/RDC/STA Engineer
CPU CDC/RDC/STA Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 150,000
CPU Top-Level Design Verification Engineer
CPU Top-Level Design Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
Stock programs
Relocation assistance
Medical & dental coverage
CPU Microarchitect/RTL Engineer - Execution, Load/Store
CPU Microarchitect/RTL Engineer - Execution, Load/Store

Apple Inc. • Santa Clara (CA), Northern (KY)

Hybrid
USD 129,000 - 195,000
Medical coverage
Dental coverage
Retirement benefits
+3
CPU Clock Implementation Engineer
CPU Clock Implementation Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 184,000 - 325,000
CPU Implementation Engineer
CPU Implementation Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
Medical and dental coverage
Retirement benefits
Employee stock plan
+1
CPU Processor Power Management Verification Engineer
CPU Processor Power Management Verification Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 147,000 - 273,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
+1
Design Verification Engineer
Design Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 278,000
Medical and dental coverage
Stock plan eligibility
Relocation assistance
+1
CPU Physical Electrical Analysis Engineer
CPU Physical Electrical Analysis Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 182,000 - 246,000
Employee stock purchase plan
Relocation assistance
Medical and dental coverage