Chiplet Physical Design Engineer

Tenstorrent

United States

À distance

USD 100 000 - 500 000

Plein temps

14 jours+

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Avantages offerts par ce poste

Equal opportunity employer
Remote work option

Résumé du poste

Tenstorrent seeks a Senior Chiplet Physical Design Engineer to design and integrate multiple chiplets into a SiP. You will own key synthesis and place-and-route tasks for high-speed CPU cores, collaborating across US and global teams to push performance and power efficiency at advanced nodes.

The role is remote, based in the United States, with experience levels adjusted during hiring. A strong emphasis on mentoring and cross-site collaboration is welcomed.

Qualifications

  • Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
  • 10+ years of industry experience in physical design for CPU, or GPU products.
  • Strong hands-on experience with Synopsys and/or Cadence tools across synthesis, P&R, and closure.
  • Proven expertise in timing closure, ECO flows, and PV convergence at block and chip level.
  • Proficiency in scripting (TCL required; Python or similar strongly preferred) and strong English communication skills.

Responsabilités

  • Own synthesis and place-and-route for high-speed CPU core designs.
  • Collaborate closely with Tenstorrent experts across the USA, Japan, and other sites.
  • Contribute to performance, power, and area outcomes on advanced process nodes.

Connaissances

Timing closure
ECO flows
PV convergence
Scripting TCL
Python
English communication
Mentoring

Formation

Bachelor’s/Master’s/PhD in Electrical Engineering, Computer Engineering, or Computer Science

Outils

Synopsys
Cadence

Description du poste

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

As a Senior Chiplet Physical Design Engineer at Tenstorrent, you will work on a high-profile, cutting-edge program designing and integrating multiple chiplets into a System-in-Package (SiP). You’ll collaborate closely with Tenstorrent experts and leaders across the USA, Japan, and other global sites, as well as external partners, to deliver world-class CPU and AI silicon. In this role, you will own critical aspects of synthesis and place-and-route for high-speed CPU core designs, contributing directly to performance, power, and area outcomes on advanced process nodes.

This role is remote, based out of The United States.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are
  • An experienced physical design engineer with at least 10 years of relevant experience, who thrives in complex, multi-stakeholder projects.
  • Detail-driven, with a strong sense of ownership from synthesis through design closure.
  • Comfortable working at advanced nodes (3nm and below) and multi-GHz designs.
  • A collaborative team player who enjoys mentoring others and influencing methodology.
  • Clear communicator who can balance technical depth with schedule and resource constraints.
What We Need
  • Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
  • 10+ years of industry experience in physical design for CPU, or GPU products.
  • Strong hands-on experience with Synopsys and/or Cadence tools across synthesis, P&R, and closure.
  • Proven expertise in timing closure, ECO flows, and PV convergence at block and chip level.
  • Proficiency in scripting (TCL required; Python or similar strongly preferred) and strong English communication skills.
What You Will Learn
  • How large-scale chiplet-based systems are architected, implemented, and integrated into SiP solutions.
  • Best practices for achieving timing and power convergence on advanced silicon technologies.
  • How physical design decisions impact system-level performance and scalability.
  • Effective collaboration across global teams and external partners.
  • How Tenstorrent evolves and standardizes physical design methodologies across projects.

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer.

This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Hardware - Architecture - Architecture Chiplet Physical Design Engineer
Hardware - Architecture - Architecture Chiplet Physical Design Engineer

Tenstorrent Inc. • États-Unis

Sur place
USD 100 000 - 500 000
Highly competitive compensation package
Equal opportunity employer
Comprehensive benefits
Top Level Physical Design Engineer
Top Level Physical Design Engineer

Tenstorrent • Santa Clara (CA)

Sur place
USD 100 000 - 500 000
Highly competitive compensation package
Benefits offered
Physical Design Engineer
Physical Design Engineer

Tenstorrent • États-Unis

Sur place
USD 100 000 - 500 000
Highly competitive compensation package
Benefits
Top Level Physical Design Engineer
Top Level Physical Design Engineer

Tenstorrent • États-Unis

Sur place
USD 100 000 - 500 000
Physical Design Engineer, PnR
Physical Design Engineer, PnR

Tenstorrent • États-Unis

Sur place
USD 100 000 - 500 000
Full-Chip Physical Design Verification Engineer
Full-Chip Physical Design Verification Engineer

Tenstorrent • États-Unis

Sur place
USD 100 000 - 500 000
Full-Chip Physical Design Verification Engineer
Full-Chip Physical Design Verification Engineer

Tenstorrent • Santa Clara (CA)

Sur place
USD 100 000 - 500 000
Highly competitive compensation package
Equal opportunity employer
Physical Design Intern - CPU/AI Hardware at Tenstorrent
Physical Design Intern - CPU/AI Hardware at Tenstorrent

Wayne State University • Texas

Hybride
USD 68 880 - 96 432
Highly competitive compensation package
Benefits
Equal opportunity employer
Physical Design Intern – CPU/AI Hardware
Physical Design Intern – CPU/AI Hardware

Austin Community College • Santa Clara (CA)

Sur place
USD 68 880 - 96 432
Highly competitive compensation package
Benefits
Equal opportunity employer
Physical Design Engineer, AI Accelerator IP
Physical Design Engineer, AI Accelerator IP

Tenstorrent • États-Unis

Sur place
USD 100 000 - 500 000