CAD Engineer – EDA Tools & Infrastructure (IT/CAD Support)

Moores Lab AI

Town of Texas (WI)

On-site

USD 120,000 - 160,000

Full time

30 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Moores Lab AI is seeking a CAD/EDA Infrastructure Engineer to own deployment, administration, and support of the EDA tool ecosystem for chip design teams. You will bridge IT infrastructure and semiconductor design, ensuring designers have reliable access to tools from Synopsys, Cadence, and Siemens EDA across our compute environment.

Responsibilities include tool management, license administration (FlexLM, Cryptlex), and optimizing HPC clusters for simulation, synthesis, and place-and-route.

Qualifications

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, or related field.
  • 4+ years administering EDA tools and licenses in a semiconductor design environment.
  • Hands-on experience with at least two of the three major EDA vendors (Synopsys, Cadence, Siemens EDA).
  • Strong Linux administration skills (RHEL/CentOS/Rocky), filesystems, NFS, performance tuning, debugging.
  • Proficiency with FlexLM/FlexNet license administration and troubleshooting; experience with modern licensing platforms such as Cryptlex (hosted/on-premise license servers, floating licenses, REST API automation) is a strong plus.
  • Experience with at least one batch scheduler (LSF, Grid Engine, Slurm, or Altair NC).
  • Scripting proficiency: Python and shell (bash/tcsh); Perl or Tcl a plus.
  • Understanding of chip design flows (RTL → synthesis → P&R → signoff; or analog/custom flows) sufficient to communicate effectively with design engineers.

Responsibilities

  • Install, configure, upgrade, and maintain EDA tools from Synopsys, Cadence, and Siemens EDA.
  • Manage tool versioning, patch releases, and multi-version coexistence using environment module systems (Modules/Lmod) or wrapper scripts.
  • Validate new tool releases with design teams before production rollout; maintain rollback paths.
  • Administer FlexLM / FlexNet (lmgrd), Synopsys SCL, Cadence license servers, Siemens licensing (SaltD/FlexLM), and Cryptlex-based licensing platforms (license server setup, activations, offline/floating licenses, and API-based license management).
  • Monitor license utilization, generate usage reports, forecast license needs, and support license procurement/renewal decisions.
  • Configure license queuing, reservations, and options files for fair sharing across project teams and geographies.
  • Troubleshoot license checkout failures, daemon crashes, and WAN latency issues for distributed teams.
  • Administer and optimize HPC compute farms used for simulation, synthesis, place-and-route, and signoff workloads.
  • Tune job slot allocation, memory limits, queue policies, and priority schemes for peak tapeout demand.
  • Support hybrid/cloud burst environments for EDA workloads, AWS experience preferred (EC2, FSx/EFS, ParallelCluster, S3), including cloud license and data-transfer considerations.

Skills

Linux administration
Python scripting
Shell scripting
EDA tool management

Education

Bachelor's degree in CS/EE or related field

Tools

Synopsys
Cadence
Siemens EDA
FlexLM/FlexNet
Cryptlex licensing
LSF/Grid Engine/Slurm
AWS (EC2, FSx/EFS, ParallelCluster)

Job description

We are looking for a CAD/EDA Infrastructure Engineer to own the deployment, administration, and support of the EDA tool ecosystem used by our chip design teams. You will be the bridge between IT infrastructure and semiconductor design engineering, ensuring designers have reliable, high-performance access to tools from Synopsys, Cadence, and Siemens EDA (Mentor Graphics) across our compute environment.

Key Responsibilities
EDA Tool Management
  • Install, configure, upgrade, and maintain EDA tools from Synopsys, Cadence, and Siemens EDA.
  • Manage tool versioning, patch releases, and multi-version coexistence using environment module systems (Modules/Lmod) or wrapper scripts.
  • Validate new tool releases with design teams before production rollout; maintain rollback paths.
License Administration
  • Administer FlexLM / FlexNet (lmgrd), Synopsys SCL, Cadence license servers, Siemens licensing (SaltD/FlexLM), and Cryptlex-based licensing platforms (license server setup, activations, offline/floating licenses, and API-based license management).
  • Monitor license utilization, generate usage reports, forecast license needs, and support license procurement/renewal decisions.
  • Configure license queuing, reservations, and options files for fair sharing across project teams and geographies.
  • Troubleshoot license checkout failures, daemon crashes, and WAN latency issues for distributed teams.
Compute Infrastructure & Job Scheduling
  • Administer and optimize HPC compute farms used for simulation, synthesis, place-and-route, and signoff workloads.
  • Tune job slot allocation, memory limits, queue policies, and priority schemes for peak tapeout demand.
  • Support hybrid/cloud burst environments for EDA workloads, AWS experience preferred (EC2, FSx/EFS, ParallelCluster, S3), including cloud license and data-transfer considerations.
Required Qualifications
  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, or related field.
  • 4+ years administering EDA tools and licenses in a semiconductor design environment.
  • Hands-on experience with at least two of the three major EDA vendors (Synopsys, Cadence, Siemens EDA).
  • Strong Linux administration skills (RHEL/CentOS/Rocky), filesystems, NFS, performance tuning, debugging.
  • Proficiency with FlexLM/FlexNet license administration and troubleshooting; experience with modern licensing platforms such as Cryptlex (hosted/on-premise license servers, floating licenses, REST API automation) is a strong plus.
  • Experience with at least one batch scheduler (LSF, Grid Engine, Slurm, or Altair NC).
  • Scripting proficiency: Python and shell (bash/tcsh); Perl or Tcl a plus.
  • Understanding of chip design flows (RTL → synthesis → P&R → signoff; or analog/custom flows) sufficient to communicate effectively with design engineers.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Semiconductor CAD Engineer
Semiconductor CAD Engineer

Gsme • San Jose (CA)

On-site
USD 100,000 - 130,000
EDA Tools & HPC Infrastructure Engineer
EDA Tools & HPC Infrastructure Engineer

Moores Lab AI • Town of Texas (WI)

On-site
USD 120,000 - 160,000
CAD - Staff AMS CAD Engineer
CAD - Staff AMS CAD Engineer

Eliyan • United States

On-site
USD 140,000 - 190,000
Excellent benefits
CAD - Staff AMS CAD Engineer
CAD - Staff AMS CAD Engineer

Eliyan Corporation • San Francisco (CA)

On-site
USD 130,000 - 160,000
Excellent benefits
Fun work environment
Engineer|5287 Engineer|5287
Engineer|5287 Engineer|5287

ALTEN • San Diego (CA)

On-site
USD 90,000 - 120,000
CAD/EDA Tools Automation Engineer
CAD/EDA Tools Automation Engineer

Intel • Hillsboro (OR)

Hybrid
USD 149,000 - 246,000
Competitive pay
Stock bonuses
Health benefits
+2
CAD - Staff AMS CAD Engineer
CAD - Staff AMS CAD Engineer

Eliyan • San Francisco (CA)

On-site
USD 100,000 - 130,000
Excellent benefits
Fun work environment
EDA Engineer (RFIC Engineering)
EDA Engineer (RFIC Engineering)

United States Digital Space LLC • Irvine (CA)

On-site
USD 125,000 - 175,000
CAD Application Engineer
CAD Application Engineer

WinMax Systems Corporation • Mountain View (CA)

On-site
USD 90,000 - 120,000
Software Engineering Director/Architect, 3DIC P&R & AI-driven EDA Automation
Software Engineering Director/Architect, 3DIC P&R & AI-driven EDA Automation

Cadence • Austin (TX)

On-site
USD 120,000 - 160,000