ATE Test Infrastructure Engineer, Post Silicon NPI

Google

Sunnyvale (CA)

On-site

USD 163,000 - 236,000

Full time

3 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Google Sunnyvale is seeking an SoC Test Infrastructure Engineer to drive post-silicon NPI and test strategies for TPU and HPC products. You will develop and validate automated ATE programs and pre-silicon test solutions to accelerate silicon bring-up and mass production.

You’ll contribute to AI/ML hardware acceleration with a focus on TPU architecture, verification, and integration into AI/ML-driven systems, collaborating with cross-functional teams across design, verification, and manufacturing.

Qualifications

  • Bachelor's degree in EE/CE/CS or equivalent practical experience.
  • 8 years of test engineering experience.
  • Experience in Python, Java, C#, or C/C++.
  • Experience with Advantest or Teradyne platforms.

Responsibilities

  • Collaborate with Architecture, Design, and Verification teams to develop test strategies and solutions for HPC products.
  • Verify test solutions on pre-silicon models and develop ATE modules, DC tests, binning, production, and characterization flows.
  • Develop and validate ATE programs for NPI in preparation for high-volume manufacturing with vendors and cross-functional teams.
  • Build tools and workflows to automate the testing lifecycle.
  • Partner with upstream and downstream teams to enable automated testing solutions.

Skills

Python
Java
C#
C/C++

Education

Bachelor's degree in EE/CE/CS or equivalent
Master's degree or PhD in EE/CE/CS

Tools

Advantest
Teradyne
ATE platforms

Job description

Minimum qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience in test engineering.
  • Experience in Python, Java, C# or C/C++.
  • Experience with Advantest or Teradyne platforms.
Preferred qualifications
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience in pre-silicon validation, test content generation, ATE program development, and post-silicon enabling from New Product Introduction through High Volume Manufacturing.
  • Experience in creating end-to-end manufacturing test strategies for Printed Circuit Board Assembly (PCBA) and systems that cover structural through functional and system tests.
About The Job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As an SoC Test Infrastructure Engineer, you will drive the post-silicon New Product Introduction (NPI) and high-volume manufacturing test strategies for Google's next-generation TPU and High-Performance Computing (HPC) products. In this role, you will develop and validate advanced Automated Test Equipment (ATE) programs, create pre-silicon test solutions, and build automated tools to optimize the entire silicon testing life-cycle.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits

Responsibilities

Learn more about benefits at Google .

  • Collaborate with Architecture, Design, and Verification teams to develop new product bring-up, validation, characterization, and qualification strategies, as well as manufacturing test solutions for new High Performance Computing (HPC) products in advanced process technologies.
  • Verify test solutions on pre-silicon models (simulation or emulation) and develop ATE test modules, DC tests, binning, production, and characterization flows.
  • Develop and validate test programs on Automated Test Equipment (ATE) platforms for new product integration (NPI) in preparation for high-volume manufacturing (HVM), working with ATE vendors and internal cross-functional teams.
  • Build tools, flows, and methodologies to continuously improve and automate the testing life-cycle.
  • Partner with upstream and downstream teams to enable automated solutions to test problems.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ATE Test Infrastructure Engineer, Post Silicon NPI
ATE Test Infrastructure Engineer, Post Silicon NPI

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
ATE Test Infrastructure Engineer, Post Silicon NPI
ATE Test Infrastructure Engineer, Post Silicon NPI

Socket.dev • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
None
ATE Test Infrastructure Engineer, Google Cloud
ATE Test Infrastructure Engineer, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Equity
Bonus target
ATE Test Engineer, Google Cloud
ATE Test Engineer, Google Cloud

Socket.dev • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Manufacturing Test Development Engineer
Manufacturing Test Development Engineer

Google Inc. • Sunnyvale (CA)

On-site
USD 144,000 - 208,000
Senior RTL Design Engineer, TPU Compute
Senior RTL Design Engineer, TPU Compute

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
TPU SoC Design Engineer, Google Cloud
TPU SoC Design Engineer, Google Cloud

Google • Town of Montana (WI)

On-site
USD 116,000 - 165,000
Senior ASIC Design Verification Engineer, Google Cloud
Senior ASIC Design Verification Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity compensation
Bonus target
ASIC Design Verification Engineer, Google Cloud
ASIC Design Verification Engineer, Google Cloud

Google Inc. • Sunnyvale (CA)

On-site
USD 116,000 - 166,000
Equity options
15% bonus target
Comprehensive benefits
Software Engineer Manager, TPU Silicon Validation
Software Engineer Manager, TPU Silicon Validation

Google • Sunnyvale (CA)

On-site
USD 207,000 - 300,000