Enable job alerts via email!

ASIC Verification Engineer

SQL Pager LLC

San Jose (CA)

On-site

USD 100,000 - 130,000

Full time

4 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading company in semiconductor technology is seeking a VLSI Verification Engineer who will collaborate with design teams and develop verification environments. The ideal candidate has a strong background in ASIC/FPGA verification, advanced knowledge of System Verilog, and is skilled in both C/C++ and scripting languages. This role offers diverse challenges and opportunities to work on cutting-edge technology in a collaborative environment.

Qualifications

  • BSEE with 3+ years or MSEE with 1+ years experience.
  • Knowledge of industry high speed interface standards strongly desired.

Responsibilities

  • Work closely with the design team to review specifications and architectures.
  • Develop block level and chip level verification environments.

Skills

System Verilog
Verilog
C/C++
Scripting (Perl or Python)
Verification flows
Team collaboration
Communication skills

Education

BSEE
MSEE

Job description

Responsibilities:

  • Work closely with the design team to review and understand specifications / architectures / micro-architectures
  • Define and review verification test plans
  • Develop block level and chip level verification environments including testbenches, scoreboards, regressions, tools, infrastructure and methodology
  • Produce functional / code coverage metrics
  • Run regression and debug / triage failures in simulation environment
  • Validate features and work with software teams to debug issues in the lab

Requirements:

  • BSEE with 3+ years or MSEE with 1+ years experience
  • Advanced knowledge of standard ASIC/FPGA verification flows including simulation, testbench development, and post silicon bring-up and validation
  • Excellent knowledge of System Verilog and Verilog
  • Experience in developing test benches using the OVM, VMM or UVM methodology
  • Good knowledge with C/C++
  • Experience with either Perl or Python scripts
  • Knowledge of industry high speed interface standard protocols (PCI Express, DDR, NAND Flash etc.) strongly desired
  • Experience in computer storage and networking is desired
  • Team player with excellent communication skills and the desire to take on diverse challenges
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

ASIC Verification Engineer

Broadcom Inc.

San Jose

On-site

USD 119,000 - 190,000

3 days ago
Be an early applicant

ASIC Verification Engineer

Cisco Systems, Inc.

San Jose

On-site

USD 120,000 - 160,000

3 days ago
Be an early applicant

Senior ASIC Verification Engineer

Cornelis Networks

Remote

USD 85,000 - 130,000

2 days ago
Be an early applicant

ASIC Verification Engineer

NVIDIA

Santa Clara

Hybrid

USD 108,000 - 213,000

13 days ago

ASIC/SoC Design Verification Engineer

TetraMem - Accelerate The World

San Jose

On-site

USD 110,000 - 300,000

7 days ago
Be an early applicant

ASIC Verification Engineer, GPU - New College Grad 2025

Lensa

Santa Clara

On-site

USD 96,000 - 184,000

Yesterday
Be an early applicant

ASIC Verification Engineer

Cisco

San Jose

On-site

USD 90,000 - 120,000

30+ days ago

ASIC Verification Engineer

NVIDIA Corporation

Santa Clara

Hybrid

USD 108,000 - 213,000

17 days ago

ASIC Design & Verification Engineer

Nokia

Sunnyvale

On-site

USD 100,000 - 160,000

2 days ago
Be an early applicant