ASIC Power Engineer

Apple, Inc.

San Diego (CA)

On-site

USD 175,000 - 309,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Stock program
Medical and dental coverage
Retirement benefits
Employee stock purchase plan
Relocation
Tuition reimbursement

Job summary

Apple, Inc. is seeking a senior engineer to define power-efficient SOC architecture and power modeling for wireless SoC development. You will drive pre- and post-silicon power analysis, create power vectors, and work on energy-efficient designs to impact hundreds of millions of customers.

The role emphasizes low power architecture, power modeling, and correlation efforts with a focus on delivering functional products rapidly. Strong scripting skills and experience with ASICs are required.

Qualifications

  • BS and a minimum of 10 years relevant industry experience.
  • ASIC power knowledge.
  • Experience with Power tools, e.g. PTPX and Power Artist.
  • Understand ASIC logic design.
  • Knowledge of low power design and UPF.
  • Proficiency in scripting languages (Shell, Perl or Python).
  • Basic knowledge on common SOC components, e.g. CPU, fabric, peripherals and PCIe.
  • Strong problem solving and analytical skills.

Responsibilities

  • Define power efficient SOC architecture and schemes, write power spec.
  • Build wireless application and atomic power model with high accuracy.
  • Define and generate power vectors with Design and DV support.
  • Collect pre-silicon power data using power flow and tools.
  • Analyze and identify power reductions.
  • Support post-silicon power correlation.

Skills

ASIC power design
Low power design
Scripting (Shell/Perl/Python)
ASIC logic design
Power management
Wireless knowledge (WiFi/BT/UWB)
SOC components knowledge
Problem solving

Education

BS in Electrical Engineering or related field

Tools

PTPX
Power Artist

Job description

Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient / low power design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering teams. In this highly visible role, you will be at the center of low power architecture, power modeling and correlation efforts with a critical impact on getting functional products to hundreds of millions of customers quickly. Will you join us and do the work of your life here?

Description

In this highly visible role, you will be at the center of low-power architecture, power modeling and correlation efforts with a critical impact on getting functional products to hundreds of millions of customers quickly. In this role, you are going to work on power modeling, analysis and silicon validation tasks for wireless communication SoCWill you join us and do the best work of your life here?

Responsibilities
  • Define power efficient SOC architecture and schemes, write power spec.
  • Build wireless application and atomic power model with high accuracy.
  • Define and generate power vectors with Design and DV support.
  • Collect pre-silicon power data using power flow and tools.
  • Analyze and identify power reductions.
  • Support post-silicon power correlation.
Minimum Qualifications
  • BS and a minimum of 10 years relevant industry experience.
  • ASIC power knowledge.
  • Experience with Power tools, e.g. PTPX and Power Artist.
  • Understand ASIC logic design.
  • Knowledge of low power design and UPF.
  • Proficiency in scripting languages (Shell, Perl or Python).
  • Basic knowledge on common SOC components, e.g. CPU, fabric, peripherals and PCIe.
  • Strong problem solving and analytical skills.
Preferred Qualifications
  • Wireless knowledge, including WIFI, BT and UWB.
At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $175,000 and $308,500, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Power Engineer
ASIC Power Engineer

Apple, Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
ASIC Power Engineer
ASIC Power Engineer

Apple, Inc. • Irvine (CA)

On-site
USD 123,000 - 214,000
Stock programs
Relocation
Medical and dental coverage
+1
Low Power Design Engineer
Low Power Design Engineer

Apple, Inc. • Irvine (CA)

On-site
USD 175,000 - 309,000
Medical coverage
Dental coverage
Retirement benefits
+3
Low Power Design Engineer
Low Power Design Engineer

Apple, Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
Low Power Design Engineer
Low Power Design Engineer

Apple • Sunnyvale (CA)

On-site
USD 123,000 - 214,000
Comprehensive medical and dental
Retirement benefits
Discounted products and free services
+3
Low Power Design Engineer
Low Power Design Engineer

Apple, Inc. • United States

On-site
USD 123,000 - 214,000
Comprehensive medical and dental cover
Retirement benefits
Discounted products and free services
+3
Wireless SoC Design Engineer
Wireless SoC Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 225,000
Health coverage
Retirement benefits
Discounts & services
+2
Wireless SoC Design Engineer
Wireless SoC Design Engineer

Apple Inc. • Waltham (MA)

On-site
USD 166,000 - 292,000
Medical and dental coverage
Retirement benefits
Discounted products and free services
+2
ASIC Power Engineer
ASIC Power Engineer

Apple • San Diego (CA)

On-site
USD 120,000 - 190,000
Wireless SoC Design Engineer
Wireless SoC Design Engineer

Apple • San Diego (CA)

On-site
USD 171,600 - 302,200
Comprehensive medical coverage
Retirement benefits
Discounted products