ASIC/FPGA Design Verification Engineer (Teradyne, N. Reading, MA)

Teradyne; North Reading (MA); On-site; USD 99,000 - 158,000; Full time

Job summary

Teradyne in North Reading, MA is seeking a Digital Logic Verification Engineer for the Logic Design Engineering team. The role focuses on FPGA verification, collaborating with cross-functional teams to deliver high-quality designs.

You will write and review verification plans, develop testbenches, create reference models, and work with SystemVerilog and UVM while gaining experience with Cadence Xcelium. The position offers a base salary range and eligible discretionary bonus.

Qualifications

• 3+ years of professional experience in digital logic verification or related roles.
• Experience with Cadence Xcelium or other industry-standard simulators.
• Strong experience with SystemVerilog and Universal Verification Methodology (UVM).
• Working knowledge of IP protocols (e.g., SPI, AXI, DDR).
• Experience with RTL design using Verilog HDL.
• Familiarity with SystemVerilog assertion-based verification methodologies.
• Experience working within CI/CD development flows.

Responsibilities

• Review design requirements and specifications
• Write and review verification plans
• Develop testbench architecture and implementation
• Create reference models
• Write SystemVerilog tests and develop UVM environments; perform debug
• Collect, merge, and close functional and code coverage
• Manage bugs and issues using a tracking tool
• Collaborate closely with logic designers
• Communicate technical status and risks to the team leader

Skills

SystemVerilog

UVM

Verilog HDL

CI/CD

RTL design

Debugging

Tools

Cadence Xcelium

UVM environments

Job description

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation, and delivers better business results.

Opportunity Overview

Our Logic Design Engineering (LDE) team is seeking a Digital Logic Verification Engineer, preferably with additional experience in FPGA design. The primary focus of this role is FPGA verification, working closely with cross‑functional teams to deliver high‑quality, robust designs.

In This Role, You Will

• Review design requirements and specifications
• Write and review verification plans
• Develop testbench architecture and implementation
• Create reference models
• Write System Verilog tests and develop UVM environments; perform debug
• Collect, merge, and close functional and code coverage
• Manage bugs and issues using a tracking tool
• Collaborate closely with logic designers
• Communicate technical status and risks to the team leader

All About You

We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us on this mission, take a closer look at the minimum criteria for the position.

• 3+ years of professional experience in digital logic verification or related roles
• Experience with Cadence Xcelium or other industry‑standard simulators
• Strong experience with System Verilog and Universal Verification Methodology (UVM)
• Working knowledge of common IP protocols (e.g., SPI, AXI, DDR)
• Experience with RTL design using Verilog HDL
• Familiarity with System Verilog assertion‑based verification methodologies
• Experience working within CI/CD development flows

This position is located at our North Reading, MA development center.

Compensation

The base salary range for this role is $98,700 - $157,900. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan:

This job is eligible for discretionary bonus(es) based on financial performance.

Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more. Please click here to see details.