ASIC DFT Engineer

Cisco

San Jose (CA)

On-site

USD 155,000 - 223,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cisco is seeking an ASIC Engineer focused on Design-for-Test within the Silicon One team. You will collaborate with Front-end RTL and backend physical design teams to drive DFT requirements early in the design cycle and help shape groundbreaking networking chips.

You will lead the DFT and quality process through the entire Implementation flow and post-silicon validation phases, with exposure to physical design signoff activities and post-silicon debugging.

Qualifications

  • Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 3 years of experience.
  • Prior experience working in the latest innovative trends in DFT, test and silicon engineering.
  • Prior experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
  • Prior experience working with Gate level simulation, debugging with VCS and other simulators.
  • Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687

Responsibilities

  • Serve as ASIC Engineer focusing on Design-for-Test under the Silicon One program.
  • Collaborate with Front-end RTL and backend physical design teams to drive DFT requirements early in design.
  • Help craft the next generation networking chips and drive DFT and quality throughout Implementation and post-silicon validation.

Education

Bachelor's or Master's Degree in Electrical or Computer Engineering

Tools

Jtag protocols
Scan
BIST architectures
memory BIST
boundary scan
ATP G
TestMax
Tetramax
Tessent
PrimeTime
Gate level simulation
VCS
ATE patterns
P1687

Job description

Meet the team:

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco's core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development-from design to qualification to production-is within our team, we're able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact:

You will be in the Silicon One development organization as an ASIC Engineer, with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

Minimum Qualifications:
  • Bachelor's or a Master's Degree in Electrical or Computer Engineering required with at least 3 years of experience.
  • Prior experience working in the latest innovative trends in DFT, test and silicon engineering.
  • Prior experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
  • Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
  • Prior experience working with Gate level simulation, debugging with VCS and other simulators.
  • Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
Preferred Qualifications:
  • Verilog design experience - developing custom DFT logic & IP integration; familiarity with functional verification
  • Test Static Timing Analysis
  • Post silicon validation using DFT patterns.
  • Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $155,000.00 to $222,600.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits. Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:
  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
  • 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

80 hours of sick time off

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Post silicon DFT Technical Leader
ASIC Post silicon DFT Technical Leader

Cisco • Austin (TX)

On-site
USD 178,000 - 257,000
ASIC DFT DV Technical Leader (Hybrid)
ASIC DFT DV Technical Leader (Hybrid)

Cisco • San Jose (CA)

Hybrid
USD 187,000 - 268,000
Senior ASIC DFT DV Engineer (Hybrid)
Senior ASIC DFT DV Engineer (Hybrid)

Cisco • San Jose (CA)

Hybrid
USD 168,000 - 245,000
Health insurance
401(k) matching
Paid holidays
+5
ASIC DFT Engineer
ASIC DFT Engineer

Cisco Systems, Inc • San Jose (CA)

On-site
USD 155,000 - 223,000
Medical, Dental, Vision Insurance
401(k) Matching
Paid Parental Leave
+2
ASIC DFT Engineer II Full Time - United States
ASIC DFT Engineer II Full Time - United States

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 120,000 - 190,000
Health insurance
401(k) matching
Paid parental leave
+2
ASIC Post silicon DFT Technical Leader
ASIC Post silicon DFT Technical Leader

020 Cisco Systems, Inc. • Austin (TX)

On-site
USD 178,000 - 257,000
ASIC Engineer- CAD
ASIC Engineer- CAD

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 155,000 - 223,000
ASIC Design Engineer I (Intern) - United States
ASIC Design Engineer I (Intern) - United States

Cisco • San Jose (CA)

On-site
USD 45,000 - 75,000
ASIC Engineering Technical Leader
ASIC Engineering Technical Leader

020 Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 187,000 - 268,000
Medical, dental, vision benefits
401(k) with company matching
Paid parental leave
+1
Senior ASIC DFT DV Engineer (Hybrid)
Senior ASIC DFT DV Engineer (Hybrid)

020 Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 168,000 - 245,000