ASIC Design Engineer I (Intern) - United States

Cisco

San Jose (CA)

On-site

USD 45,000 - 75,000

Part time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cisco's Silicon One team is seeking an ASIC Design Engineer intern to help design and integrate next-generation silicon for core networking products. You will work with cross-functional teams across design, verification, and physical design to ensure high-performance, power-efficient solutions.

You will gain hands-on experience in Verilog/SystemVerilog, RTL implementation, timing analysis, and full-chip bring-up, while contributing to post-silicon validation and debugging efforts.

Qualifications

  • Currently enrolled in an undergraduate degree program (Associate's or Bachelor's).
  • Qualifying education should be in ASIC Design, Engineering or a related field.
  • Expected to continue enrollment in degree program following completion of the internship.
  • Foundational knowledge and academic project experience in Verilog/SystemVerilog.
  • Demonstrated ability to perform interactive and wave-form based debugging on digital systems.

Responsibilities

  • Participate in the creation of design specifications and in micro-architecture specification reviews.
  • Implement Verilog RTL to meet timing, performance, and power requirements.
  • Contribute to full chip integration and support timing methodology and analysis.
  • Develop, analyze, and ensure functional coverage.
  • Collaborate with the verification team to address design bugs and close code coverage.
  • Collaborate with the physical design team to resolve timing and place-and-route issues.
  • Triage, debug, and root cause simulation, software bring-up, and customer failures.
  • Perform diagnostic and post-silicon validation tests in the lab.

Skills

Verilog
SystemVerilog
Debugging
Python
Networking knowledge
Communication

Education

Undergraduate degree (Associate or Bachelor's)
ASIC Design, Engineering or related field
Expected to continue enrollment

Tools

Scripting

Job description

Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens. Applications are accepted until further notice.

Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco's core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production is within our team, we're able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

As an ASIC Design Engineer, you will play a pivotal role in designing and integrating next-generation silicon for Cisco's core networking products. You'll contribute to all phases of the ASIC design lifecycle, collaborating with cross-functional teams to ensure robust, high-performance solutions. You will:

  • Participate in the creation of design specifications and in micro-architecture specification reviews.
  • Implement Verilog RTL to meet timing, performance, and power requirements.
  • Contribute to full chip integration and support timing methodology and analysis.
  • Develop, analyze, and ensure functional coverage.
  • Collaborate with the verification team to address design bugs and close code coverage.
  • Collaborate with the physical design team to resolve timing and place-and-route issues.
  • Triage, debug, and root cause simulation, software bring-up, and customer failures.
  • Perform diagnostic and post-silicon validation tests in the lab.
Minimum Qualifications
  • Currently enrolled in an undergraduate degree program (Associate's or Bachelor's)
  • Qualifying education should be in ASIC Design, Engineering or a related field.
  • Expected to continue enrollment in degree program following completion of the internship.
  • Foundational knowledge and academic project experience in Verilog/SystemVerilog
  • Demonstrated ability to perform interactive and wave-form based debugging on digital systems
Preferred Qualifications
  • Proficiency in scripting languages such as Python, Perl, TCL, or shell for task automation.
  • Coursework or project experience related to networking protocols and architectures.
  • Excellent written and verbal communication skills with the ability to collaborate effectively in a team environment.
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance.

Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco's policies: 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco.

Non-exempt employees receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees. Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations) 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next. Additional paid time away may be requested to deal with critical or emergency issues for family members. Optional 10 paid days per full calendar year to volunteer.

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies. Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows: .75% of incentive target for each 1% of revenue attainment up to 50% of quota; 1.5% of incentive target for each 1% of attainment between 50% and 75%; 1% of incentive target for each 1% of attainment between 75% and 100%; and Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation. For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Engineer I (Intern) - United States
ASIC Design Engineer I (Intern) - United States

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 45,000 - 60,000
ASIC Design Verification Eng II Full Time - United States
ASIC Design Verification Eng II Full Time - United States

Cisco • San Jose (CA)

On-site
USD 130,000 - 190,000
Systems Quality Engineer I Coop United States
Systems Quality Engineer I Coop United States

Cisco • Maynard (MA)

On-site
USD 36,000 - 47,000
Systems Quality Engineer I (Co-op) - United States
Systems Quality Engineer I (Co-op) - United States

Cisco Systems, Inc. • Maynard (MA)

On-site
USD 34,000 - 55,000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 168,000 - 245,000
Systems Quality Engineer II (Co-op) - United States
Systems Quality Engineer II (Co-op) - United States

Cisco • Maynard (MA)

On-site
USD 44,000 - 185,000
ASIC Engineering Technical Leader
ASIC Engineering Technical Leader

020 Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 187,000 - 268,000
Medical, dental, vision benefits
401(k) with company matching
Paid parental leave
+1
ASIC Physical Design Engineer II (Full Time) - United States
ASIC Physical Design Engineer II (Full Time) - United States

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 150,000 - 230,000
Medical, dental & vision insurance
401(k) with company match
Paid parental leave
+4
ASIC Board Design Engineer – System Lead, PCB Layout, Signal Integrity, and System Architecture (Onsite)
ASIC Board Design Engineer – System Lead, PCB Layout, Signal Integrity, and System Architecture (Onsite)

020 Cisco Systems, Inc. • Milpitas (CA)

On-site
USD 195,000 - 286,000
Physical Design Engineer I Coop United States
Physical Design Engineer I Coop United States

Cisco • Maynard (MA)

On-site
USD 18,000 - 30,000