ASIC Design Verification Engineer

Broadcom

Andover (MA)

On-site

USD 129,000 - 207,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision plans
401(K) participation with company匹配
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
company paid holidays
paid sick leave and vacation time

Job summary

Broadcom is seeking a highly skilled Constrained Random Design Verification engineer to join a team developing silicon products for Ethernet systems in the Cloud. You will verify new designs using SystemVerilog and UVM, lead verification efforts, and work with worldwide design and architecture teams to deliver high-performance devices with strong power efficiency.

The role requires experience with constrained random verification methodologies, coverage closure, and object‑oriented programming.

Qualifications

  • Bachelor's degree in a related field with substantial experience required.
  • Experience with constrained random verification methodologies and coverage closure.
  • Strong SystemVerilog/UVM skills and object‑oriented programming knowledge.

Responsibilities

  • Verify designs using constrained random verification with SystemVerilog/UVM.
  • Collaborate with global design and architecture teams on new device lines.
  • Provide opportunities for technical leadership and mentorship in the team.
  • Drive completion via coverage closure and efficient debug strategies.

Skills

Team collaboration
Self-motivation
Problem solving

Education

Bachelor's degree in Electrical Engineering or related field
Master's degree preferred
PhD acceptable

Tools

SystemVerilog
UVM
VCS
Incisive
Python
Perl

Job description

USA-CA Irvine Alton Parkway Bldg 2

USA-MA-Andover-Brickstone Square-Suite 101

USA-CO Broomfield

Full time

R026277

Job Description

Would you like to become part of a stable team developing silicon products for Ethernet systems in the Cloud ? Come join this team creating devices that accelerate AI/ML workflows ! This team develops high throughput Ethernet solutions that deliver unprecedented performance at critically important power efficiency.

We are looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly at every generation in a very dynamic market using industry proven methodologies using System Verilog and UVM . You can become a member of an extremely skilled and efficient group of engineers.

This is a rare opportunity to be part of a team that leads products for a new line of devices . The candidate will work with our worldwide design and architecture teams to develop leading edge products. All aspects of Design Verification will be involved, along with opportunities for technical leadership.

Skills: Self motivated personality with a strong presence to do things right. Need to have a strong sense of teamwork and ability to work well with other. Constrained random verification methodologies with experience driving completion via coverage closure .

Preferable to have skills with SV and UVM, well versed in OOP

Tools/Languages: System Verilog (TB structures - Class, SVA, etc.), UVM, VCS, Incisive, Scripting skills a + (Python, Perl, ...)

Experience: Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 3+ years of related experience

Additional Job Description
Compensation and Benefits

The annual base salary range for this position is $129,400.00 - $207,000.00.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave and vacation time

The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.

Follow us on Linked In Broadcom Inc (https://www.linkedin.com/company/broadcom) .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Verification Engineer
ASIC Design Verification Engineer

Broadcom • Broomfield (CO)

On-site
USD 140,000 - 190,000
ASIC Design Engineer
ASIC Design Engineer

Broadcom • San Jose (CA)

On-site
USD 122,000 - 195,000
Discretionary bonus
Equity awards
401(k) matching
+2
Principal Physical Verification Engineer
Principal Physical Verification Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
ASIC Design Engineer
ASIC Design Engineer

Broadcom • Andover (MA)

On-site
USD 150,000 - 230,000
Physical Design Engineer
Physical Design Engineer

Broadcom • Broomfield (CO)

On-site
USD 144,000 - 230,000
Physical Design Engineer
Physical Design Engineer

Broadcom • Allentown

On-site
USD 144,000 - 230,000
Discretionary annual bonus
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Design Implementation Engineer
Design Implementation Engineer

Broadcom • Allentown

On-site
USD 122,000 - 195,000
Annual bonus
Equity awards
401(k) matching
+4
Design Implementation Engineer
Design Implementation Engineer

Broadcom • Broomfield (CO)

On-site
USD 122,000 - 195,000
Discretionary annual bonus
Equity grant
Equity awards
+6
IC CAD Engineer
IC CAD Engineer

Broadcom • San Diego (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grant
Health, dental, vision benefits
RTL IC Design Engineer
RTL IC Design Engineer

Broadcom • Colorado Springs (CO)

On-site
USD 120,000 - 180,000
Discretionary annual bonus
Equity grants and annual equity awards
Medical, dental and vision plans
+2