ASIC Design - Principal Engineer

Upscale, Inc.

Kentucky

On-site

USD 250,000 - 265,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Upscale, Inc. is hiring an experienced ASIC Design engineer to define micro-architecture for next-generation ASICs and develop RTL that meets timing, power, and area goals.

You will collaborate with verification, emulation, and physical design teams to ensure successful tapeouts. The role requires deep SystemVerilog expertise, five-plus years of ASIC logic design experience, and the ability to thrive in a fast-paced startup setting in Kentucky, USA.

Qualifications

  • BS or MS in EE, CE, or CS required.
  • 5+ years in ASIC logic design.
  • SystemVerilog expertise.

Responsibilities

  • Define and document micro-architecture on next generation ASIC designs.
  • Design RTL that meets power, performance, and area targets.
  • Collaborate with verification and emulation to ensure test plans meet design intent.
  • Collaborate with physical design for timing closure and area optimization.
  • Work with the DFT team to integrate DFT logic.
  • Communicate effectively and work independently within cross-functional teams.

Skills

SystemVerilog
Logic design
Team collaboration
Startup environment

Education

BE/MS in EE/CE/CS

Tools

LINT
CDC
RDC

Job description

Why join Upscale, Inc.

Upscale, Inc., is building the high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $500M in funding and rapid global adoption, we are scaling systems designed for the world’s most demanding AI workloads.

We focus on first-principles engineering across silicon, systems, and networking- where performance, scale, and execution are critical.Our team is talent-dense andhigh-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact.

If you’re looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI-Upscale is where you can produce meaningful work at the frontier—and operate at a high standard.

Job Responsibilities:
  • As a member of the ASIC Design team, you will work closely with the architecture team and define and document micro-architecture on next generation designs.
  • Responsible for the logic design/RTL entry that meets the power, performance, area targets.
  • Collaborate closely with design verification and emulation teams to confirm that test plans meet architecture and design intent, debug complex test scenarios and coverage closure
  • Work closely with the physical design team on timing closure and area optimization
  • Work with the design for test team to integrate DFT logic
  • Work independently, communicate effectively and collaborate with cross functional teams
Requirements:
  • BE or MS in EE, CE, CS
  • 5+ years of related technical engineering experience.
  • 5+ years of industry experience in logic design on complex ASICs
  • Experience with SystemVerilog for logic design
  • Understanding of fundamental principles of logic design, clock domain crossing, synthesis and timing closure
  • Proficient communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams.
  • Able to thrive or lead in a fast-paced startup environment.
Preferred:
  • 12+ years of relevant industry experience with a proven track record of successful tapeouts
  • Scripting proficiency using Python, Perl etc.
  • Experience with front end design tools like LINT, CDC, RDC
  • Exposure to silicon bring-up
  • Analyzing timing, area, power reports and ability to drive design fixes
  • Knowledge of verification principles and coverage and ability to debug complex test cases
  • Basic understanding of formal verification
  • Past work experience on high performance, low latency networking ASICs is a big plus
  • Growth mindset and enthusiasm to learn and grow in a fast paced environment

$250,000 - $265,000 a year

Where you fall within that range depends on your experience, skills, and impact-we benchmark against internal levels to keep things fair and consistent.

Equal Opportunity

Upscale, Inc., is building a team that reflects a wide range of perspectives, backgrounds, and experiences. We’re proud to be an Equal Opportunity Employer and consider all qualified applicants regardless of race, color, religion, national origin, sex, sexual orientation, gender identity, disability, or veteran status.

Accessibility & Accommodations

We’re committed to making our hiring process accessible to everyone. If you need accommodations at any stage, just reach out to us at hiring@upscaleai.com-we’re happy to help. Note: This inbox is only for accommodation requests.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design - Principal Engineer
ASIC Design - Principal Engineer

Upscale, Inc. • United States

On-site
USD 250,000 - 265,000
ASIC Design - Principal Engineer
ASIC Design - Principal Engineer

Upscale AI, Inc. • United States

On-site
USD 150,000 - 190,000
Senior ASIC Verification Engineer - RTL, UVM, AI-Driven
Senior ASIC Verification Engineer - RTL, UVM, AI-Driven

Upscale AI • United States

Hybrid
USD 212,000 - 246,000
Senior ASIC Modeling Software Engineer
Senior ASIC Modeling Software Engineer

Upscale, Inc. • Kentucky

On-site
USD 159,000 - 178,000
Design Verification Engineer
Design Verification Engineer

Upscale, Inc. • United States

On-site
USD 212,000 - 246,000
Senior ASIC Modeling Software Engineer
Senior ASIC Modeling Software Engineer

Upscale, Inc. • United States

On-site
USD 159,000 - 178,000
Sr. Principal Engineer, Scale-Up (Data Path Features)
Sr. Principal Engineer, Scale-Up (Data Path Features)

Upscale, Inc. • United States

On-site
USD 263,000 - 284,000
Principal ASIC Design Engineer - AI Hardware
Principal ASIC Design Engineer - AI Hardware

Upscale, Inc. • United States

On-site
USD 250,000 - 265,000
Senior Staff Platform Engineer – Embedded AI Infra
Senior Staff Platform Engineer – Embedded AI Infra

Upscale AI • Santa Clara (CA)

Hybrid
USD 237,000 - 260,000
Sr. Principal Engineer, Scale-Up (Data Path Features)
Sr. Principal Engineer, Scale-Up (Data Path Features)

Upscale, Inc. • Headquarters (WA)

On-site
USD 263,000 - 284,000