ASIC Design Intern

SK Hynix Memory Solution

San Jose (CA)

Presencial

USD 48.000 - 62.000

Jornada completa

14 días+

Una candidatura completa en un minuto

Currículum y carta de presentación personalizados, listos para enviar.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

6-month internship
On-site in San Jose

Descripción de la vacante

SK hynix memory solutions America invites you to join the SoC Design Team as an intern, delivering RTL design and contributing to high-performance SSD controller projects.

This 6-month, full-time internship (40 hours/week) starts immediately in San Jose, CA. You will collaborate across Verification, Silicon Validation, and Firmware teams to ensure design quality and timely tapeout readiness.

Formación

  • Currently enrolled in BS/MS/PhD program in Electrical Engineering, Computer Engineering, or related field.
  • Proficiency in logic design and micro-architecture; RTL coding in Verilog and/or SystemVerilog language.
  • Advanced coursework or experience in digital logic design, verification methodologies, and related protocols (AMBA, PCIe, NAND, DDR).
  • Scripting skills (Python, Perl, TCL) and Linux command-line experiences.
  • Strong problem-solving and communication skills.
  • Proficiency in AI tools to generate synthesizable and functional RTL code.

Responsabilidades

  • RTL design (Verilog/SystemVerilog) for IP based on existing module or new specifications.
  • Collaborate with Design Verification, Silicon Validation, and Firmware teams to ensure design quality.

Conocimientos

RTL design
Verilog/SystemVerilog
Micro-architecture
Python scripting

Educación

BS/MS/PhD in Electrical Engineering or related field

Herramientas

Verilog
SystemVerilog
Linux command-line

Descripción del empleo

About the Company

At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.

We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.

Internship Duration: 6 months

Hours: 40 hours per week

Start Date: Immediately (November 2026/December 2026)

Location: San Jose

About The Role

You will join the System on Chip (SoC) Design Team at SK hynix memory solutions America, a group dedicated to delivering best-in-class controllers for high-performance SSDs. This team spans the full design cycle—from micro-architecture and RTL design to timing closure and tapeout readiness—enabling next-generation enterprise and AI data center storage solutions.

Responsibilities
  • RTL design (Verilog/SystemVerilog) for IP based on existing module or new specifications.
  • Collaborate, create clear documentation and communication with Design Verification, Silicon Validation, and Firmware teams to ensure design quality.
Minimum Qualifications
  • Education: Currently enrolled in BS/MS/PhD program in Electrical Engineering, Computer Engineering, or related field.
  • Proficiency in logic design and micro-architecture; RTL coding in Verilog and/or SystemVerilog language.
Preferred Qualifications
  • Advanced Education: Master's or PhD in Electrical Engineering with working experiences.
  • Experience or coursework in digital logic design, verification methodologies, and protocols (AMBA, PCIe, NAND, DDR)
  • Scripting skills (Python, Perl, TCL) and Linux command-line experiences
  • Strong problem-solving and communication skills
  • Proficiency in AI tool to generate synthesizable and functional RTL code

COMPENSATION: $35/hr - $45/hr

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

SSD Firmware Development Engineer Intern
SSD Firmware Development Engineer Intern

SK hynix memory solutions America Inc. • San Jose (CA)

Presencial
USD 48.000 - 62.000
SoC RTL Design Intern – Memory SSDs (San Jose)
SoC RTL Design Intern – Memory SSDs (San Jose)

SK Hynix Memory Solution • San Jose (CA)

Presencial
USD 48.000 - 62.000
6-month internship
On-site in San Jose
Sr. Staff / Principal Firmware Engineer - Flash Interface Layer (FIL)
Sr. Staff / Principal Firmware Engineer - Flash Interface Layer (FIL)

SKHMS Corporation • San Jose (CA)

Presencial
USD 165.000 - 220.000
Intern, Mechanical Engineer
Intern, Mechanical Engineer

SK hynix memory solutions America Inc. • San Jose (CA)

Presencial
USD 48.000 - 62.000
Director of 3D Stacked Logic Design
Director of 3D Stacked Logic Design

SK Hynix America • San Jose (CA)

Presencial
USD 250.000 - 300.000
Health insurance
Paid time off
401k matching
+4
Signal/Power Integrity Hardware Engineer
Signal/Power Integrity Hardware Engineer

SK hynix memory solutions America Inc. • San Jose (CA)

Presencial
USD 120.000 - 180.000
Medical, Dental, Vision Insurance
401(k) match
Onsite gym
System-on-Chip Design Engineer
System-on-Chip Design Engineer

Solidigm Inc. • San Jose (CA)

Presencial
USD 167.000 - 268.000
RSU
RCU
Cash bonus
+1
Sr. Staff FTL Engineer
Sr. Staff FTL Engineer

SK hynix memory solutions America Inc. • San Jose (CA)

Presencial
USD 170.000 - 220.000
Medical benefits
401(k) match
Onsite gym
Sr. Staff / Principal Physical Design Engineer
Sr. Staff / Principal Physical Design Engineer

SK hynix memory solutions • San Jose (CA)

Presencial
USD 160.000 - 220.000
Medical, dental, vision
Life insurance
401(k) match
+2
Principal Engineer - Flash Transition Layer (FTL) in San Jose
Principal Engineer - Flash Transition Layer (FTL) in San Jose

Energy Jobline ZR • San Jose (CA)

Presencial
USD 200.000 - 240.000