Analog/Mixed Signal Verilog Modeling Design Engineer

Broadcom Inc.

Irvine (CA)

On-site

USD 180,000 - 240,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Paid holidays
Paid sick leave and vacation time
Paid Family Leave

Job summary

Broadcom Inc. in Irvine seeks an experienced DMS model developer to create Digital‑Mixed Signal models for analog IPs using SystemVerilog. You will interface with analog design and DV teams to support verification, and leverage Verilog‑AMS for modeling and Cadence tools for linting and simulation.

The role requires a strong background in RTL/DTL coding, testbench creation, and hands‑on scripting (TCL/Perl/Python) with exposure to AI-assisted modeling approaches.

Qualifications

  • Bachelor's degree and 8+ years of related experience.
  • Develop Digital-Mixed Signal models for analog IPs using SystemVerilog.
  • Familiar with Verilog-AMS modeling language and Cadence linting/simulation tools.

Responsibilities

  • Develop DMS models for touch controller AFEs, wireless power charging, health sensing AFE and satellite AFEs.
  • Interface with analog design and chip DV teams to support verification.
  • Create testbenches and run RTL vs schematic verification; maintain documentation.

Skills

SystemVerilog
Verilog-AMS
UDT/UDR
Scripting: TCL/Perl/Python
Cadence tools
Analog modeling

Education

Bachelor's degree

Tools

Cadence ncsim
xrun
VCS
Cursor
chipAgents

Job description

Job Description

Responsible for developing Digital-Mixed Signal (DMS) models of analog IPs such as touch controller AFEs, wireless power charging, health sensing AFE and satellite AFEs using SystemVerilog language. Interface with analog design team and chip DV team to develop and support analog/mixed signal models for chip verification. Understand Verilog-AMS modeling language. Good knowledge of SystemVerilog UDT/UDR nettype (using Cadence wreal or EEnet package). Familiar with analog circuits such as LDOs, TIAs, analog muxing, SARADC sample-and-hold (S/H), comparators, DAC voltage converter, buffering and amplification, etc. Understand good coding of RTL of digital design (eg clock divider, decoder, FSM, etc) and testbench creation. Fully familiar with how to run SV .vs. schematic verification for a given leaf SV model. Familiar with Cadence linting & simulation tools (ncsim, xrun, vcs) and analog schematic editor. Hands-on skills in scripting languages (TCL/Perl/Python). Experience with using AI tools such as Cursor, chipAgents to generate analog SV models and testbench based on a given design spec.

Experience

Bachelor's and 8+ years of related experience.

Compensation and Benefits

The annual base salary range for this position is To.

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave and vacation time
  • The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Analog and Mixed Signal Design Engineer
Analog and Mixed Signal Design Engineer

Broadcom Inc. • Chandler (AZ)

On-site
USD 110,000 - 176,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+5
Senior Analog/Mixed Signal Design Engineer/Lead
Senior Analog/Mixed Signal Design Engineer/Lead

Broadcom Inc. • Irvine (CA)

On-site
USD 110,000 - 176,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+1
Analog and Mixed Signal Design Engineer
Analog and Mixed Signal Design Engineer

Socket.dev • Chandler (AZ), California (MO)

On-site
USD 110,000 - 176,000
Senior Digital / Mixed-Signal IC Design or Verification Engineer
Senior Digital / Mixed-Signal IC Design or Verification Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Medical, dental, vision
401(k) with company match
ESPP
+5
Senior Analog/Mixed Signal Design Engineer/Lead
Senior Analog/Mixed Signal Design Engineer/Lead

Broadcom • Irvine (CA)

On-site
USD 110,000 - 176,000
Discretionary bonus
Equity grants
Medical, dental, vision
Analog and Mixed Signal Design Engineer
Analog and Mixed Signal Design Engineer

Broadcom • Chandler (AZ)

On-site
USD 110,000 - 176,000
Medical insurance
Dental plan
Vision plan
+3
RTL integration Engineer
RTL integration Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Discretionary bonus
Equity grant
Annual equity awards
+5
Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • Broomfield (CO)

On-site
USD 108,000 - 172,800
Medical, dental and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+1
Design Verification Engineer
Design Verification Engineer

Broadcom • Irvine (CA)

On-site
USD 144,000 - 230,000
Annual bonus
Equity grants
Comprehensive benefits package
Digital Design RTL Engineer
Digital Design RTL Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 101,000 - 162,000
Medical plans
Dental plan
Vision plan
+5