Analog Layout Engineer

Capgemini Engineering

Santa Clara (CA)

On-site

USD 98,000 - 204,000

Full time

2 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Medical, dental, vision
401(k) retirement plan
Paid time off
Life and disability insurance

Job summary

Capgemini Engineering is seeking an experienced Analog/RF Layout Designer for onsite support in Santa Clara, CA. You will own block- and IP-level layouts, floorplanning, routing, and top-level integration across analog/mixed-signal blocks in cutting-edge FinFET processes.

You will join a global design organization and mentor teammates while addressing DRC/LVS and EMI/ESD considerations to ensure high-quality tape-outs and reliable silicon performance.

Qualifications

  • 6+ years of hands-on analog/RF layout design (8+ years preferred).
  • Experience with analog floor planning for complex modules such as SerDes, ADC/DAC, PLLs.
  • Strong understanding of analog layout best practices for deep sub-micron CMOS and FinFET technologies.
  • Ability to resolve DRC/LVS/antenna issues and mentor team members.

Responsibilities

  • Develop block-level and IP-level analog/RF layouts from concept to tape-out.
  • Own floorplanning, placement, routing, and optimization for analog/mixed-signal blocks.
  • Lead top-level integration of multiple analog/mixed-signal blocks within larger SoCs.
  • Apply deep expertise in advanced deep sub-micron and FinFET process technologies, incorporating fabrication, EM, ESD, latch-up, and reliability considerations into layouts.
  • Mentor team and guide other engineers as a technical lead.

Skills

Analog RF layout
Floor planning
Layout optimization
SerDes/PLL/ADC/DAC
FinFET tech
Cross-functional collaboration

Education

Bachelor’s degree in Electrical Engineering

Job description

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s mostinnovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as theyprovide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days arethe same.

Location

This is an onsite role based in Santa Clara, Ca.

About The Job You Are Considering

We are seeking an experienced Analog / RF Layout Designer to provide onsite support for advanced semiconductor nodes while partnering with a highly collaborative, global design and layout organization. In this role, you will contribute to cutting-edge analog and mixed-signal IP development, working across complex technologies such as FinFET and deep sub-micron processes. This is an excellent opportunity for a hands-on layout expert who thrives in technically challenging environments and enjoys end-to-end ownership from block-level design through top-level integration.

Your role
  • Independently develop block‑level and IP‑level analog/RF layouts, partnering closely with circuit designers and global layout teams to drive designs from concept to tape‑out.
  • Own floorplanning, placement, routing, and optimization for complex analog and mixed‑signal blocks, including SerDes, ADC/DACs, PLLs, and related IPs.
  • Lead and support top‑level integration of multiple analog and mixed‑signal blocks within larger SoCs.
  • Apply deep expertise in advanced deep sub‑micron and FinFET process technologies, incorporating fabrication, EM, ESD, latch‑up, and reliability considerations into layouts.
  • Resolve complex DRC, LVS, antenna, and verification issues, exercising strong technical judgment while collaborating across geographies and mentoring or guiding team members as a technical lead.
Your Skills And Experience
  • Bachelor’s degree in Electrical Engineering, Electronics, or a related field.
  • 6+ years of hands‑on experience in analog and/or RF layout design (8+ years preferred).
  • Proven experience with analog floor planning and layout for complex modules such as SerDes, ADC/DAC, PLLs, and similar high‑speed or precision circuits.
  • Strong understanding of analog layout best practices for deep sub‑micron CMOS and FinFET technologies.

The base compensation range for this role in the posted location is:97,700 - 203,800.

Capgemini provides compensation range information in accordance with applicable national, state, provincial, and local pay transparency laws. The base compensation range listed for this position reflects the minimum and maximum target compensation Capgemini, in good faith, believes it may pay for the role at the time of this posting. This range may be subject to change as permitted by law.

The actual compensation offered to any candidate may fall outside of the posted range and will be determined based on multiple factors legally permitted in the applicable jurisdiction.

These may include, but are not limited to: Geographic location, Education and qualifications, Certifications and licenses, Relevant experience and skills, Seniority and performance, Market and business consideration, Internal pay equity.

It is not typical for candidates to be hired at or near the top of the posted compensation range.

In addition to base salary, this role may be eligible for additional compensation such as variable incentives, bonuses, or commissions, depending on the position and applicable laws.

Capgemini offers a comprehensive, non‑negotiable benefits package to all regular, full‑time employees.
  • Paid time off based on employee grade (A-F), defined by policy: Vacation: 12-25 days, depending on grade, Company paid holidays, Personal Days, Sick Leave
  • Medical, dental, and vision coverage (or provincial healthcare coordination in Canada)
  • Retirement savings plans (e.g., 401(k) in the U.S., RRSP in Canada)
  • Life and disability insurance
  • Employee assistance programs
  • Other benefits as provided by local policy and eligibility
Important Notice:

Compensation (including bonuses, commissions, or other forms of incentive pay) is not considered earned, vested, or payable until it becomes due under the terms of applicable plans or agreements and is subject to Capgemini’s discretion, consistent with applicable laws. The Company reserves the right to amend or withdraw compensation programs at any time, within the limits of applicable legislation.

Disclaimers

Capgemini is an Equal Opportunity Employer encouraging inclusion in the workplace. Capgemini also participates in the Partnership Accreditation in Indigenous Relations (PAIR) program which supports meaningful engagement with Indigenous communities across Canada by promoting fairness, accessibility, inclusion and respect. We value the rich cultural heritage and contributions of Indigenous Peoples and actively work to create a welcoming and respectful environment. All qualified applicants will receive consideration for employment without regard to race, national origin, gender identity/expression, age, religion, disability, sexual orientation, genetics, veteran status, marital status or any other characteristic protected by law.

This is a general description of the Duties, Responsibilities and Qualifications required for this position. Physical, mental, sensory or environmental demands may be referenced in an attempt to communicate the manner in which this position traditionally is performed. Whenever necessary to provide individuals with disabilities an equal employment opportunity, Capgemini will consider reasonable accommodations that might involve varying job requirements and/or changing the way this job is performed, provided that such accommodation does not pose an undue hardship. Capgemini is committed to providing reasonable accommodation during our recruitment process. If you need assistance or accommodation, please reach out to your recruiting contact.

Please be aware that Capgemini may capture your image (video or screenshot) during the interview process and that image may be used for verification, including during the hiring and onboarding process.

Click the following link for more information on your rights as an Applicant in the United States. http://www.capgemini.com/resources/equal-employment-opportunity-is-the-law

Capgemini is a global business and technology transformation partner, helping organizations to accelerate their dual transition to a digital and sustainable world, while creating tangible impact for enterprises and society. It is a responsible and diverse group of 340,000 team members in more than 50 countries. With its strong over 55-year heritage, Capgemini is trusted by its clients to unlock the value of technology to address the entire breadth of their business needs. It delivers end-to-end services and solutions leveraging strengths from strategy and design to engineering, all fueled by its market leading capabilities in AI, generative AI, cloud and data, combined with its deep industry expertise and partner ecosystem.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Physical Design Engineer
Senior Physical Design Engineer

Capgemini Engineering • California (MO)

On-site
USD 82,000 - 193,000
Medical coverage
Dental coverage
Vision coverage
+1
Analog Layout Engineer
Analog Layout Engineer

Capgemini • San Francisco (CA), Santa Clara (CA)

On-site
USD 98,000 - 204,000
Physical Design Engineer
Physical Design Engineer

Capgemini Engineering • Santa Clara (CA)

On-site
USD 82,000 - 193,000
Paid time off
Health benefits
Retirement plan
+1
Senior Physical Design Engineer
Senior Physical Design Engineer

Capgemini Engineering • Santa Clara (CA)

On-site
USD 82,000 - 193,000
Paid time off (PTO)
Medical, dental, vision
401(k) retirement plans
Sr. RF engineer
Sr. RF engineer

Capgemini • Northern (KY)

Hybrid
USD 69,000 - 162,000
Paid time off (vacation)
Medical, dental, vision coverage
Retirement plans (401(k))
+2
Electrical Design Validation Engineer
Electrical Design Validation Engineer

Capgemini Engineering • San Jose (CA)

On-site
USD 65,000 - 169,000
Paid time off
Medical, dental, and vision coverage
Retirement savings plans
+2
Senior Electrical Design & Validation Engineer
Senior Electrical Design & Validation Engineer

Capgemini Engineering • Santa Clara (CA)

On-site
USD 88,000 - 188,000
Paid time off
Medical, dental, and vision coverage
Retirement savings plans
+2
Sr. RF engineer
Sr. RF engineer

Capgemini Engineering • Atlanta (GA)

On-site
USD 69,000 - 162,000
Paid time off
Medical coverage
Retirement plans
+3
Hardware Engineer-III
Hardware Engineer-III

Capgemini Engineering • Atlanta (GA)

On-site
USD 73,000 - 174,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Capgemini • Santa Clara (CA), Northern (KY)

Hybrid
USD 82,000 - 193,000
Vacation & Holidays
Personal Days
Sick Leave
+5