Analog Design Engineer

Intel Corporation

Phoenix (AZ)

On-site

USD 122,000 - 173,000

Full time

6 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock bonuses
Health benefits
Paid vacation

Job summary

Intel Corporation in Phoenix, AZ is seeking an Analog Design Engineer to develop high-performance analog circuits for advanced process nodes. You will perform SPICE simulations, support layout, and participate in design reviews to optimize power, area, and speed.

This on-site role requires office presence at least four days a week and collaboration across architectures, logic, validation, and SOC teams to deliver cutting-edge IP.

Qualifications

  • Bachelor's or Master’s degree in EE/CE with 2+ years (Master’s with 2+ years) in circuit design.
  • Experience with circuit simulation tools and analog behavior modeling.
  • Familiarity with signal and power integrity and layout for analog circuits.

Responsibilities

  • Design, develop, and build analog circuits for IPs in advanced nodes.
  • Perform circuit analysis using SPICE (Cadence, Synopsys, LTSpice).
  • Develop and implement test plans to validate designs vs specs.
  • Support layout activities and optimize circuit performance.
  • Collaborate with architecture, logic, validation, and SOC teams.

Skills

Analytical skills
Independent work
Communication skills
Design trade-offs

Education

Bachelor's degree in Electrical/Computer Engineering
Master's degree in Electrical/Computer Engineering

Tools

Cadence analog IC tools
Python / MATLAB scripting

Job description

## Analog Design EngineerApplylocations: US, Arizona, Phoenix: US, Oregon, Hillsborotime type: Full timeposted on: Posted Todayjob requisition id: JR0286333# **Job Details:**## Job Description:The Hard IP and Test Chip Development team, within Intel's Central Engineering Group, is responsible for delivering industry defining analog and mixed signal IP for Intel's Client, Datacenter, AI and Foundry customers. The IO team owns high-speed serial IO and die-to-die interfaces across multiple advanced process nodes. As an Analog Design Engineer at Intel, you will play a pivotal role in developing cutting-edge analog circuits for advanced process nodes, contributing directly to the innovation and excellence of our analog and mixed-signal IPs. Your work will shape the performance, power efficiency, and area optimization of design solutions, enabling Intel to deliver industry-leading products. Working collaboratively with cross-functional teams, you will impact the company's success by driving advancements in circuit design and validation and empowering products that redefine technology standards. **Key Responsibilities** • Design, develop, and build analog circuits for analog and mixed-signal IPs in advanced process nodes. • Perform circuit analysis using SPICE simulation tools (Cadence, Synopsys, LTSpice, etc.). • Develop and implement test plans to validate designs against circuit and block microarchitecture specifications. • Support layout activities and work closely with layout engineers to optimize circuit performance. • Participate in design reviews and contribute to technical documentation. • Collaborate with cross-functional teams including architecture, logic design, validation, and SOC partners. • Perform circuit simulations and debug to ensure power integrity, signal integrity, and leakage reduction. • Conduct rigorous evaluation of simulation results to optimize circuit designs for power and performance. • Provide regular reports on design progress to key stakeholders, ensuring transparency and alignment across teams. • This is an on-site role and you are expected to work in the office at least 4 days per week.**You are a competitive candidate for this job if you possess these skills and competencies:**• Strong analytical and problem-solving skills. • Ability to work independently, analyze and making design trade-offs of analog building blocks at transistor level.• Strong communication skills and ability to provide critical feedback constructively.Intel offers a collaborative environment where you can grow your expertise, work with industry-leading professionals, and contribute to innovative solutions that drive technological advancements. Join us and be part of a team that makes a global impact..## **Qualifications:****Minimum Qualifications:** • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with 3 or more years of experience in circuit design, or Master's degree in Electrical Engineering, Computer Engineering, or a related field with 2 or more years of experience in circuit design.The years of experience must include: • Circuit simulation tools and analog behavior modeling. • Familiarity with signal and power integrity, and layout understanding for analog circuits. • Knowledge of TX/RX blocks, I/O fundamentals, and core analog design principles, including noise, linearity, matching, and stability. • Cadence analog IC design tools. **Preferred Qualifications:** • IP top level design experience - Floor Planning, Power Delivery, ESD, Bump Map, Top Level Sims, Signal Integrity • Advanced problem-solving skills with a disciplined approach to execution. • Experience in group problem-solving and working collaboratively across teams. • Experience integrating performance, power, and area optimization into circuit designs. **•** Experience in analog IC design. • Mixed-signal design. • Knowledge of layout considerations for analog circuits. • Experience with scripting languages (Python, MATLAB, etc.). • Understanding of statistical analysis and design for manufacturability.Preferred qualifications may be obtained through a combination of work experience, internships, or academic coursework## Job Type:College Grad## Shift:Shift 1 (United States of America)## Primary Location:US, Arizona, Phoenix## Additional Locations:US, Oregon, Hillsboro## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustN/A## BenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.Annual Salary Range for jobs which could be performed in the US: $122,440.00-172,860.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.**Work Model for this Role**This role will require an on-site presence. \* Job posting details (such as work model, location or time type) are subject to change.\*ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Analog Design Engineer
Senior Analog Design Engineer

Intel Corporation • Phoenix (AZ)

On-site
USD 190,610 - 269,100
Competitive pay
Stock bonuses
Health and retirement benefits
Analog Engineer
Analog Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 164,000 - 270,000
Competitive pay
Stock bonuses
Health benefits
+2
Senior Manager, Analog & Mixed-Signal Design Engineering
Senior Manager, Analog & Mixed-Signal Design Engineering

Intel Corporation • Phoenix (AZ)

On-site
USD 164,000 - 269,000
Stock bonuses
Health benefits
Retirement plan
Analog Design Engineer
Analog Design Engineer

Intel Corporation • Chandler (AZ)

On-site
USD 122,000 - 173,000
Competitive pay
Stock bonuses
Health benefits
+2
Analog Design Engineer
Analog Design Engineer

Intel • Hillsboro (OR)

On-site
USD 122,000 - 173,000
Analog Circuit Design Engineer
Analog Circuit Design Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 122,000 - 232,000
Analog Circuit Design Engineer
Analog Circuit Design Engineer

Intel • Santa Clara (CA)

Hybrid
USD 122,000 - 232,000
Analog Circuit Design Engineer
Analog Circuit Design Engineer

Intel • Folsom (CA)

Hybrid
USD 122,000 - 233,000
Stock bonuses
Health benefits
Retirement plan
+1
Principal SerDes Architect
Principal SerDes Architect

Intel Corporation • Santa Clara (CA)

Hybrid
USD 220,920 - 311,890
Senior Manager, Analog & Mixed-Signal Design Engineering
Senior Manager, Analog & Mixed-Signal Design Engineering

Intel Corporation • Chandler (AZ)

On-site
USD 164,000 - 269,000
Stock bonuses
Health benefits
On-site role in Phoenix