AI MPU Digital Design Engineer

BrainChip Holdings Ltd

Laguna Hills (CA)

Hybrid

USD 90,000 - 120,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

A leading AI hardware firm is seeking a Digital Design Engineer in Laguna Hills, CA to design the core architecture for next-generation processors. You'll translate requirements into scalable designs, work on verification and silicon delivery, and collaborate closely with hardware and software teams. The ideal candidate has 3+ years of experience in digital design and should be proficient in RTL, Verilog, and debugging tools. This hybrid role involves 3 days onsite per week, enabling you to work closely with cutting-edge technology.

Qualifications

  • 3+ years of experience in digital design or RTL development.
  • Strong understanding of modern processor and compute architectures.
  • Experience with embedded MPU design, ideally RISC-V or similar.

Responsibilities

  • Translate product requirements into scalable microarchitecture designs.
  • Design and implement digital modules using RTL.
  • Build and debug FPGA prototypes for system-level validation.

Skills

Digital design experience
RTL development
Embedded MPU design
Verilog proficiency
Debugging skills

Tools

VCS
Verdi

Job description

A leading AI hardware firm is seeking a Digital Design Engineer in Laguna Hills, CA to design the core architecture for next-generation processors. You'll translate requirements into scalable designs, work on verification and silicon delivery, and collaborate closely with hardware and software teams. The ideal candidate has 3+ years of experience in digital design and should be proficient in RTL, Verilog, and debugging tools. This hybrid role involves 3 days onsite per week, enabling you to work closely with cutting-edge technology.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

AI Hardware Digital Design Engineer (RISC-V/MPU) - Hybrid
AI Hardware Digital Design Engineer (RISC-V/MPU) - Hybrid

BrainChip • Laguna Hills (CA)

Hybrid
USD 120,000 - 160,000
Digital Design Engineer (MPU)
Digital Design Engineer (MPU)

BrainChip Holdings Ltd • Laguna Hills (CA)

On-site
USD 90,000 - 120,000
Principal AI Silicon Design Engineer
Principal AI Silicon Design Engineer

Microsoft • Mountain View (CA)

On-site
USD 139,900 - 274,800
Competitive salary
Comprehensive benefits package
Digital Design Engineer (MPU)
Digital Design Engineer (MPU)

BrainChip • Laguna Hills (CA)

Hybrid
USD 120,000 - 160,000
Senior Digital ASIC Architect for Efficient AI Compute
Senior Digital ASIC Architect for Efficient AI Compute

Unconventional AI • Palo Alto (CA)

On-site
USD 120,000 - 160,000
Best-in-class health benefits
401(k) matching
Unlimited PTO
+1
AI Hardware Design Engineer: Generative AI & Digital Twins
AI Hardware Design Engineer: Generative AI & Digital Twins

TechDigital Group • Santa Clara (CA)

On-site
USD 150,000 - 230,000
AI-Driven ASIC Design Architect
AI-Driven ASIC Design Architect

Cognichip • Redwood City (CA)

On-site
USD 160,000 - 210,000
Competitive compensation
Equity and benefits
Flexible work environment
Senior Principal Digital Design Engineer – AI Connectivity
Senior Principal Digital Design Engineer – AI Connectivity

Astera Labs • San Jose (CA)

On-site
USD 205,000 - 255,000
Discretionary bonus
Health benefits
Incentives
Staff Digital Design Engineer — Lead ASIC Architecture
Staff Digital Design Engineer — Lead ASIC Architecture

1010 Analog Devices Inc. • Durham (NC)

On-site
USD 150,000 - 210,000
AI/ML-Driven Physical Design Engineer
AI/ML-Driven Physical Design Engineer

Tenstorrent • Santa Clara (CA)

Hybrid
USD 100,000 - 500,000