AI-Enabled RISC-V CPU Core Architect

GlobalFoundries inc.

Richardson (TX)

Hybrid

USD 143,000 - 275,000

Full time

6 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

GlobalFoundries is seeking an experienced CPU IP Design Engineer to define, lead and own RTL development of our AI-enabled RISC-V CPU core. You will drive micro-architecture, vector/matrix blocks and the integration with the design/verification teams to meet power, performance and timing targets.

The role requires deep expertise in high-performance processors, vector architectures, and SystemVerilog/VHDL, with a background in RTL verification and SoC-level integration.

Qualifications

  • Hands-on knowledge of high performance processors, vector processors or GPUs.
  • Deep datapath design experience with vector/matrix processing in FP and int.
  • Expertise in instruction fetch/decode, scheduling, ROB, and out-of-order execution.
  • Strong background in cache and memory subsystems, and power/performance trade-offs.
  • Experience with SystemVerilog/Verilog/VHDL and using simulators.

Responsibilities

  • Drive micro-architecture and design of critical CPU core blocks.
  • Design RISC-V Vector CPU core and its extensions.
  • Develop AI-enabled matrix engine to augment the Vector CPU.
  • Collaborate with modeling team on high-performance strategies.
  • Define RTL features, performance, power, and timing targets.
  • Support RTL verification and verification strategy.
  • Assist validation of RTL performance and timing goals.
  • Coordinate with multidisciplinary teams on physical design aspects.

Skills

High-performance processor
Vector processor
Datapath design
Instruction fetch/decode
Branch prediction
Instruction scheduling
Register renaming
Reorder Buffer (ROB)
Out-of-order execution
Integer & floating-point execution
Load/Store execution
Prefetch
Vector data path
Cache & memory subsystems
SystemVerilog / Verilog / VHDL
Simulators & waveform debugging
Logic design principles
Master’s + 10+ years experience

Education

Master’s degree
PhD

Tools

Verilog
SystemVerilog
VHDL

Job description

GlobalFoundries is seeking an experienced CPU IP Design Engineer to define, lead and own RTL development of our AI-enabled RISC-V CPU core. You will drive micro-architecture, vector/matrix blocks and the integration with the design/verification teams to meet power, performance and timing targets.

The role requires deep expertise in high-performance processors, vector architectures, and SystemVerilog/VHDL, with a background in RTL verification and SoC-level integration.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior AI/ML CPU IP Architect (RISC-V)
Senior AI/ML CPU IP Architect (RISC-V)

MIPS Holding Inc • Santa Clara (CA)

On-site
USD 143,000 - 275,000
Senior AI-Driven RISC-V CPU Core Design Engineer
Senior AI-Driven RISC-V CPU Core Design Engineer

GlobalFoundries • Santa Clara (CA)

On-site
USD 69,000 - 202,000
Senior Design Engineer – AI-Enabled RISC-V CPU Core
Senior Design Engineer – AI-Enabled RISC-V CPU Core

GlobalFoundries • Richardson (TX)

On-site
USD 69,000 - 202,000
Senior/Staff Design Engineer
Senior/Staff Design Engineer

GlobalFoundries • Santa Clara (CA)

On-site
USD 69,000 - 202,000
Staff Engineer AI/ML
Staff Engineer AI/ML

GlobalFoundries inc. • Richardson (TX)

Hybrid
USD 143,000 - 275,000
Staff Engineer AI/ML
Staff Engineer AI/ML

MIPS Holding Inc • Santa Clara (CA)

On-site
USD 143,000 - 275,000
Senior CPU Microarchitecture & RTL Design Lead
Senior CPU Microarchitecture & RTL Design Lead

GlobalFoundries • Santa Clara (CA)

On-site
USD 188,000 - 325,000
Senior/Staff Design Engineer
Senior/Staff Design Engineer

GlobalFoundries • Richardson (TX)

On-site
USD 69,000 - 202,000
RISC-V CPU Microarchitecture & RTL Design Engineer
RISC-V CPU Microarchitecture & RTL Design Engineer

Qualcomm • Austin (TX)

On-site
USD 167,000 - 251,000
Discretionary bonus program
RSU grants
Comprehensive benefits package
Senior RTL Design Engineer, RISC-V CPU Cores
Senior RTL Design Engineer, RISC-V CPU Cores

SiFive • Santa Clara (CA)

On-site
USD 206,000 - 251,000
Healthcare benefits
Retirement plans