Advanced Physical Design and Verification Engineer (7036)

TSMC - Taiwan Semiconductor Manufacturing Company Limited

San Jose (CA)

Ibrido

USD 86.000 - 134.000

Tempo pieno

3 giorni fa
Candidati tra i primi
Generatore di candidature

Non inviare un curriculum generico — genera un curriculum e una lettera di presentazione personalizzati per questo specifico impiego.

Supera i filtri ATS

Descrizione del lavoro

TSMC is seeking an Advanced Physical Design and Verification Engineer in San Jose, CA, to lead DRC/LVS/EMIR checks, clock customization, and timing ECOs within a hybrid work model (4 days in office). The role reports to the Manager of Advanced Chip implementation and supports high-performance blocks in a cutting-edge semiconductor environment.

The candidate will perform floorplan analysis, power/EM analysis, and physical verification, while collaborating with a team to push the envelope of chip

Competenze

  • Master’s degree in Electrical Engineering or CS.
  • Knowledge of hardware design courses: VLSI, digital ICs, logic design, testing, computer architecture and DDA.
  • Experience in RTL coding, digital design and testing, physical implementation or design verification.
  • In-depth knowledge of major EDA tools/flows.
  • Experience in Python, Perl/TCL language programming.
  • Ability to work regularly at a Customer site in the South Bay area.

Mansioni

  • DRC/LVS/ANTENNA analysis and clean up.
  • Floorplan analysis and congestion solution.
  • Power/IR/EM analysis and fix.
  • Signal EM/Noise analysis and fix.
  • Physical verification sign off.
  • Implement ECOs for timing closure.
  • Customized Clock tree structure.
  • May also perform floorplan, place and route.

Conoscenze

Python
Perl/TCL
RTL coding
Digital design
EDA tools

Formazione

Master’s degree in Electrical Engineering or Computer Science

Strumenti

EDA tools/flows

Descrizione del lavoro

Advanced Physical Design and Verification Engineer (7036)
Overview of Role

As a Advanced Physical Design and Verification Engineer, you will be responsible for the Design Rule Check, Layout vs. Schematic checking and fix all PDV/EMIR/Noise/SigEM violations and errors. You may also do customization and implementation of top clocks and implement timing ECOs on high performance blocks. You will be reporting to Manager of Advanced Chip implementation team at its San Jose Design Center, California and joining a team of engineers dedicated to pushing the envelope for the world’s leading semiconductor company. We are currently operating in a hybrid work schedule with 4 days in office.

Responsibilities
  • DRC/LVS/ERC/ANTENNA analysis and clean up
  • Floorplan analysis and congestion solution
  • PowerIR/EM analysis and fix
  • Signal EM/Noise analysis and fix
  • Physical verification sign off
  • Implement ECOs for timing closure
  • CustomizedClock tree structure
  • May also perform floorplan, place and route
Minimum Qualifications
  • Master’s degree in Electrical Engineering or Computer Science (Fresh graduate student with limited or no industry experience is welcome to apply).
  • In depth knowledge of hardware design courses including VLSI design, digital integrated circuits, logic design, design for testing, computer architecture, and digital design automation.
  • Experiences in research projects or internship related to RTL coding, digital design and testing, physical implementation or design verification.
  • In depth knowledge of major EDA tools/design flows
  • Experience in Python, Perl/TCL language programming
  • Ability towork regularly ata Customer site in the South Bay area
Preferred Qualifications
  • TSMC N16 and below technology
  • Chip level integration, and wire editing
  • Low-power implementation methodology
  • Able to independently complete Netlist-GDS P&R, signoff task
  • Experience in block level implementation or chip integration and signoff
Company Description

As a trusted technology and capacity provider, TSMC is driven by the desire to be:

  • The world’s leading dedicated semiconductor foundry
  • The technology leader with a strong reputation for manufacturing excellence
  • Advancing semiconductor manufacturing innovations to enable the future of technology

TSMC pioneered the pure-play foundry business model when it was founded in 1987 and has been the world’s leading dedicated semiconductor foundry ever since. The Company supports a thriving ecosystem of global customers and partners with the industry’s leading process technologies and a portfolio of design enablement solutions to unleash innovation for the global semiconductor industry. With global operations spanning Asia, Europe, and North America, TSMC serves as a committed corporate citizen around the world. In North America, TSMC has a strong sales and service organization that works with customers by helping them achieve silicon success with cutting-edge technologies and manufacturing excellence. The Company has continued to accelerate its R&D investment and staffing in recent years and is expanding its manufacturing footprint to support customer innovation with 3D IC technologies and optimal manufacturing capacity.

Diversity statement

TSMC Technology, Inc. is committed to employing a diverse workforce and provides Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, or any other characteristic protected by applicable law.

TSMC is an equal opportunity employer prizing diversity and inclusion. We are committed to treating all employees and applicants for employment with respect and dignity. If you require reasonable accommodation due to a disability during the application or the recruiting process, please feel free to notify us at G_Accommodations@tsmc.com . TSMC confirms to all applicants its commitment to meet TSMC’s obligations under applicable employment law. Reasonable accommodations will be determined on a case-by-case basis.

For positions requiring access to technical data subject to export control regulations, including Export Administration Regulations, TSMC Technology, Inc. may have to obtain export licensing approval from the U.S. Government for certain individuals. All employment is contingent upon TSMC Technology, Inc. obtaining any export license or other approval that may be required by the U.S. Government.

Pay Transparency Statement

At TSMC, your base pay is only part of your overall total compensation package. At the time of this posting, this role typically pays a base salary between $85,500 and $134,000/yr. The range displayed reflects the minimum and maximum target for new hires. Actual pay may be more or less than the posted range. Factors that influence pay include the individual's skills, qualifications, education, experience and the position level and location.

TSMC’s total compensation package consists of market competitive pay, allowances, bonuses and comprehensive benefits. We also offer extensive development opportunities and programs.

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Advanced Physical Design and Verification Engineer (7036)
Advanced Physical Design and Verification Engineer (7036)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

In loco
USD 86.000 - 134.000
Advanced Physical Design and Verification Engineer (7036)
Advanced Physical Design and Verification Engineer (7036)

TSMC • San Jose (CA)

In loco
USD 86.000 - 134.000
Senior Physical Design Engineer(7051)
Senior Physical Design Engineer(7051)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

In loco
USD 108.000 - 167.500
Comprehensive benefits
Extensive development opportunities
Market competitive pay
Technical Manager, Physical Design Verification Lead (7264)
Technical Manager, Physical Design Verification Lead (7264)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

In loco
USD 153.000 - 230.000
Physical Design Engineer (7452)
Physical Design Engineer (7452)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

In loco
USD 110.000 - 160.000
Comprehensive benefits
Development opportunities
Senior Physical Design Engineer(7051)
Senior Physical Design Engineer(7051)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • San Jose (CA)

Ibrido
USD 120.000 - 160.000
Senior Engineer, Physical Design (ASIC/SoC Place & Route) (Austin, TX)(5560)
Senior Engineer, Physical Design (ASIC/SoC Place & Route) (Austin, TX)(5560)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • Austin (TX)

Ibrido
USD 107.000 - 162.000
Principal Engineer, Digital and Mixed-Signal (6623)
Principal Engineer, Digital and Mixed-Signal (6623)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • Austin (TX)

Ibrido
USD 124.000 - 177.000
Senior Engineer, Physical Design (ASIC/SoC Place & Route) (Austin, TX)(5560)
Senior Engineer, Physical Design (ASIC/SoC Place & Route) (Austin, TX)(5560)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • Town of Texas (WI)

In loco
USD 107.000 - 162.000
IVR / 3DIC Design Flow Engineer (7102)
IVR / 3DIC Design Flow Engineer (7102)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • San Jose (CA)

In loco
USD 153.000 - 250.000