Physical Design Engineer - Power Integrity - Singapore

ByteDance; Singapore; On-site; SGD 120,000 - 180,000; Full time

Job summary

ByteDance in Singapore is seeking a Power Integrity engineer for ASIC/SoC development. You will own PI signoff across the full design flow, collaborate with front-end and physical teams, and drive PI methodologies for new process nodes and power architectures.

The role emphasizes deep PI analysis, EM/IR drop expertise, and cross-functional problem solving. Ideal candidates have 5+ years in PI for ASIC/SoC, hands-on experience with leading PI tools, and a BS in Electrical Engineering.

Qualifications

• BS degree in Electrical Engineering or equivalent practical experience.
• 5+ years of power integrity analysis experience for ASIC/SoC designs.
• Hands-on experience with PI tools (RedHawk-SC, PT-PX, Voltus).
• Experience with static and dynamic IR drop analysis, EM analysis, and power grid analysis.
• PI signoff flow from early design through tapeout.

Responsibilities

• Own PI signoff for advanced-node ASIC/SoC designs including PI signoff for power delivery networks.
• Lead full-chip and block-level PI analysis from design to tapeout.
• Drive PI methodology bring-up for new process nodes and PDKs.
• Analyze and debug PI results: IR hotspots, EM violations, power-grid issues, and decap effectiveness.
• Collaborate with PD, RTL, Power, Package, Foundry, and EDA teams to resolve PI issues.
• Interface with Foundry and EDA vendors on PI rules, tool correlation, and model validation.
• Develop and optimize PI methodologies for vector-based and vectorless analysis and load-step analysis.
• Establish PI signoff criteria and provide guidance to peers.

Skills

Power integrity

PI tools

ASIC/SoC experience

EM analysis

Education

BS in Electrical Engineering

Tools

Ansys RedHawk-SC

Synopsys PT-PX

Cadence Voltus

Job description

Join us as we work together to inspire creativity and enrich life around the globe.

Location:

Team:

Technology

Employment Type:

Regular

Job Code:

A206207

Share this listing:

Responsibilities

The Silicon Platform Team acts as the core R&D middleware group for chip development within the company. The team covers the full spectrum of the chip design flow, including Logic Synthesis, Design for Testability (DFT), Backend Design, Physical and STA (Static Timing Analysis) Signoff, as well as Power Integrity, IR drop, and Electromagnetic Compatibility (Power/IR/EM). The team also oversees tape-out, mass production, packaging, testing, and board-level verification. They collaborate closely with front-end chip teams across business units to drive R&D progress and mass production deployment for chips.

• Own Power Integrity (PI) signoff for advanced-node ASIC/SoC designs including advanced package, covering Static IR Drop, Dynamic IR Drop, Electromigration (EM), Power Grid Analysis, In-rush Current, Power-up/Power-down analysis, Load Step/Transient analysis, and Package/Board/PDN co-analysis.
• Lead full-chip and block-level power integrity analysis from early design through tapeout, including power delivery network modeling, power-domain analysis, vectorless and vector-based simulation, and PI signoff methodology and closure.
• Drive early-stage PI methodology and flow bring-up, especially for new process nodes, early PDKs, immature technology files, and new power architectures.
• Analyze and debug complex PI results, including static/dynamic IR hotspots, EM violations, current spikes, power-grid connectivity issues, power switch behavior, package-induced voltage noise, decap effectiveness, LDO/VRM response, and load-step/power-up transient behavior.
• Work closely with Physical Design, RTL/Design, Power Architecture, Package, Analog/PMIC, Library, Foundry, and EDA teams to resolve PI issues and achieve signoff closure.
• Act as the technical interface with Foundry and EDA vendors on PI-related issues, including technology/rule interpretation, EM/IR rule requirements, metal stack and resistance assumptions, package model correlation, and tool discrepancy resolution.
• Develop and optimize PI methodologies for advanced-node designs, including vector-based/vectorless analysis, activity generation and coverage, static/dynamic IR analysis, EM analysis, power-up/ramp-up analysis, load-step analysis, power-switch analysis, and package-aware analysis.
• Establish PI signoff criteria, methodology, and best practices, and provide technical guidance to peer engineers.

Qualifications

Minimum Qualification(s)-

• BS degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
• 5+ years of experience in power integrity analysis for ASIC/SoC designs.
• Hands-on experience with industry-standard PI tools (e.g., Ansys RedHawk-SC, Synopsys PT-PX, Cadence Voltus).
• Experience with static and dynamic IR drop analysis, EM analysis, and power grid analysis.
• Experience with PI signoff flow from early design through tapeout.

Preferred Qualification(s)-

• Experience with 7nm/5nm/3nm/2nm or other advanced nodes.
• Experience with advanced package PI co-analysis (package/board/PDN).
• Experience with early‑stage PI methodology bring‑up for new process nodes.
• Experience working with Foundry and EDA vendors on PI rule interpretation and tool correlation.

Job Information

About Us

Inspiring creativity is at the core of ByteDance's mission. Our innovative products are built to help people authentically express themselves, discover and connect – and our global, diverse teams make that possible. Together, we create value for our communities, inspire creativity and enrich life - a mission we work towards every day.

Why Join ByteDance

As ByteDancers, we strive to do great things with great people. We lead with curiosity, humility, and a desire to make impact in a rapidly growing tech company. By constantly iterating and fostering an "Always Day 1" mindset, we achieve meaningful breakthroughs for ourselves, our Company, and our users. When we create and grow together, the possibilities are limitless. Join us.

Diversity & Inclusion

ByteDance is committed to creating an inclusive space where employees are valued for their skills, experiences, and unique perspectives. Our platform connects people from across the globe and so does our workplace. At ByteDance, our mission is to inspire creativity and enrich life. To achieve that goal, we are committed to celebrating our diverse voices and to creating an environment that reflects the many communities we reach. We are passionate about this and hope you are too.