Job Search and Career Advice Platform

Enable job alerts via email!

Integrated Circuit Design Engineer

Wibit Consulting & Services (WibitCS)

Singapore

On-site

SGD 60,000 - 80,000

Full time

2 days ago
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A fast-growing tech company is seeking an ASIC Designer to join their team in Singapore. This role involves developing micro-architectures, writing RTL code in Verilog/SystemVerilog, and collaborating with verification engineers. Candidates must have a strong background in ASIC design and hold a degree in Electrical or Electronics Engineering. The position offers a competitive salary of SGD 7,000 – 20,000 per month, emphasizing the need for excellent problem-solving skills and knowledge of EDA tools.

Qualifications

  • Proven experience in ASIC design flow and methodologies.
  • Strong RTL coding skills using Verilog / SystemVerilog.
  • Hands-on experience with timing analysis and scripting (TCL, Python).

Responsibilities

  • Develop and implement micro-architecture for complex digital blocks.
  • Write synthesizable RTL code in Verilog / SystemVerilog for IPs and SoCs.
  • Collaborate with verification engineers to define test plans and ensure design quality.

Skills

Strong RTL coding skills using Verilog / SystemVerilog
Excellent problem-solving skills
Hands-on experience with synthesis
Knowledge of low-power design techniques
Familiarity with EDA tools

Education

Bachelor’s or Master’s degree in Electrical / Electronics Engineering or related field

Tools

EDA tools (Synopsys, Cadence, Siemens)
Job description

I started my journey with a strong IT background, traveling across Europe and Asia, before stepping into the world of recruitment in 2018 as an IT recruiter. Today, I lead my own agency, backed by an incredible team of freelance recruiters.

🚀 Join Our Network!

We’re always open to welcoming new talent into our growing community.

🤝 Global Partnerships, Strong Workforce

Together with our global partners, we are committed to finding the best candidates and building a powerful workforce for our clients!

Join a fast-growing tech company revolutionizing the automotive sector! Our mission is to transform vehicles into the “third living space” by developing intelligent cockpits, cockpit-driving integration, and advanced automotive-grade chips supporting AI and generative AI in real time. Be part of a team shaping the future of intelligent mobility.

Location

Singapore | On-site

Employment Type

Full-time

Industry

Automotive Technology / Semiconductor / AI Chips

Languages

English (professional proficiency)

Compensation

SGD 7,000 – 20,000 per month × 15 months

📌 Duties & Responsibilities
  • Develop and implement micro-architecture for complex digital blocks
  • Write synthesizable RTL code in Verilog / SystemVerilog for IPs and SoCs
  • Perform linting, CDC checks, and low-power verification (UPF / CPF)
  • Conduct logic synthesis, generate timing constraints, and support timing closure
  • Collaborate with verification engineers to define test plans and ensure design quality
  • Support pre-silicon validation and post-silicon bring-up / debug
  • Create and maintain detailed technical documentation
📌 Must-See Points (Requirements)
  • Bachelor’s or Master’s degree in Electrical / Electronics Engineering or related field
  • Proven experience in ASIC design flow and methodologies
  • Strong RTL coding skills using Verilog / SystemVerilog
  • Hands-on experience with synthesis, timing analysis, and scripting (TCL, Python)
  • Knowledge of low‑power design techniques and power integrity is a plus
  • Familiarity with EDA tools (Synopsys, Cadence, Siemens)
  • Excellent problem‑solving skills and strong team‑oriented mindset

#ICDesign #ASIC #RTLDesign #Verilog #SystemVerilog #EDA #ChipDesign #AutomotiveTech #AIChips #SemiconductorJobs #EngineeringCareers #SingaporeJobs #TechHiring

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.