A complete application in a minute
Tailored resume and cover letter, ready to send.
The Member Company is recruiting a Senior Verification Engineer in the Eindhoven area to lead UVM-based verification for next-generation FPGA/ASIC/SoC designs. You will develop advanced verification environments, build robust testbenches, and drive coverage closure, influencing product quality from early stages.
You'll join a global high-tech consultancy, working on challenging semiconductor projects with cross-domain teams.