Senior Applications Engineer, RTL to GDS

Synopsys, Inc.

Malaysia

Hybrid

MYR 150,000 - 230,000

Full time

9 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Health benefits
Financial benefits

Job summary

Synopsys, Inc. in Malaysia seeks a Senior Applications Engineer with RTL2GDS expertise to support functional verification and physical design implementation using Formaty and Fusion Compiler.

You will debug complex closure issues at advanced nodes and deliver ECOs on tight tapeout schedules while building automation in Python, Perl, and TCL. The role involves collaborating with R&D and engaging with customers, including senior engineers and design leads, to provide practical design solutions and

Qualifications

  • Bachelor's degree in Electrical or Computer Engineering with 5–8 years ASIC or CAD engineering experience.
  • Direct experience in functional verification and place-and-route across RTL2GDS flow.
  • Proficiency in Python, Perl and TCL for automation and workflows.

Responsibilities

  • Support functional verification and physical design implementation using Synopsys tools (Formality, Fusion Compiler).
  • Debug timing, power, and area closure issues at 5nm and below.
  • Deliver ECO solutions that meet tapeout schedules without compromising design integrity.
  • Develop automation scripts in Python, Perl, and TCL to streamline workflows.
  • Collaborate with R&D to reproduce issues and feed real-world use cases into product development.
  • Present solutions to senior engineers and design leads during critical phases.
  • Work across RTL2GDS flow from front-end verification to back-end signoff.

Skills

ASIC engineering
CAD tools
Scripting (Python)
Scripting (Perl)
Scripting (TCL)
English proficiency

Education

Bachelor's degree in Electrical/Computer Engineering

Tools

Formality
Formality-ECO
Fusion Compiler

Job description

Alternate Job Titles
  • Senior Applications Engineer, Digital Implementation
  • Design Implementation Applications Engineer
  • Senior Applications Engineer, RTL to GDS
  • Staff Applications Engineer, Physical Design
We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent the last few years deep in the RTL2GDS flow, and you know that the real work happens in the messy middle where verification meets implementation and theory meets timing closure. You understand that a clean ECO is not about clever tricks, it is about knowing the tools well enough to make the right call under pressure when a customer's tapeout schedule depends on it.

You are comfortable jumping between Formality runs, place and route debug sessions, and scripting automation without losing sight of what you are actually solving for. Advanced nodes do not intimidate you because you have seen what breaks at 5nm and 3nm, and you have learned to anticipate it. When something does not close, you do not guess, you dig into the data, talk to the right people, and find the path forward.

You can sit with a senior design lead, understand their constraints in real time, and walk out with a plan that actually works. At Synopsys, you will work directly with customers building the chips that power everything from AI accelerators to automotive systems, and the solutions you deliver will matter.

What You'll Be Doing
  • Support customers through functional verification and physical design implementation using Synopsys tools including Formality, Formality-ECO, and Fusion Compiler
  • Debug complex design closure issues across timing, power, and area at advanced process nodes including 5nm and below
  • Deliver final ECO solutions that meet customer tapeout schedules without compromising design integrity
  • Build and maintain automation scripts in Python, Perl, and TCL to streamline workflows and improve turnaround time for customer engagements
  • Collaborate with internal R&D teams to reproduce customer issues, validate tool behavior, and feed real-world use cases back into product development
  • Present technical solutions and recommendations to senior customer engineers and design leads during critical project phases
  • Work across the full RTL2GDS flow, from front-end verification through back-end implementation and signoff
The Impact You Will Have
  • Enable customers to achieve first-pass silicon success on high-performance chips powering AI, automotive, and mobile applications
  • Reduce customer tapeout risk by catching verification and implementation issues early in the design cycle
  • Influence Synopsys tool development by bringing real customer pain points and use cases directly to engineering teams
  • Accelerate customer productivity through automation scripts and best-practice methodologies that get adopted across their design teams
  • Build long-term technical relationships with leading semiconductor companies in the region, becoming their trusted advisor on design implementation challenges
  • Help shape how advanced node designs get built by solving problems at the edge of what the tools and processes can handle today
  • Strengthen Synopsys's reputation in Malaysia as the partner that shows up when the hard problems need solving
What You'll Need
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with at least 5-8 years of hands-on ASIC or CAD engineering experience
  • Direct experience in functional verification and place and route, with a solid understanding of the full RTL2GDS design flow
  • Working knowledge of Formality, Formality-ECO, Fusion Compiler, or equivalent EDA tools for verification and physical design
  • Proficiency in scripting with Python, Perl, and TCL to automate design tasks and improve workflow efficiency
  • Experience with advanced process nodes (7nm and below) is a strong plus, especially if you have worked through design closure challenges at those nodes
  • Business-level English proficiency with the ability to communicate technical concepts clearly in written and spoken form
  • Willingness to engage directly with customers, including senior engineers and design managers, in both remote and onsite settings
Who You Are
  • You can explain a complex timing violation or verification mismatch to a customer in two sentences without losing the technical nuance that matters
  • When a customer escalation comes in at 4pm on a Friday, you do not panic, you prioritize, loop in the right people, and get it handled
  • You do not wait for perfect documentation or complete requirements, you ask the right questions, make reasonable assumptions, and move forward
  • Detail matters to you, whether it is a script that needs to handle edge cases or a customer presentation that has to be accurate and clear
  • You are comfortable working across time zones and cultures, adjusting your communication style to match the audience without losing clarity
  • You treat customer problems like they are your own, not because it is your job, but because you care about delivering solutions that actually work
The Team You'll Be Part Of

Join a dynamic team focused on high performance core implementation and pushing PPA. We value collaboration, continuous learning, and pushing technological boundaries.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-financial offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Applications Engineer, RTL to GDS
Senior Applications Engineer, RTL to GDS

Synopsys (Singapore) Private Limited • Malaysia

On-site
MYR 120,000 - 170,000
Senior Applications Engineer, Fusion Compiler
Senior Applications Engineer, Fusion Compiler

Synopsys, Inc. • Penang

On-site
MYR 120,000 - 180,000
Staff Applications Engineer, Digital Implementation
Staff Applications Engineer, Digital Implementation

Synopsys, Inc. • Penang

On-site
MYR 180,000 - 260,000
Senior Physical Design Engineer: SoC/ASIC TAP-Out & STA
Senior Physical Design Engineer: SoC/ASIC TAP-Out & STA

Oppstar Technology • Penang

On-site
MYR 67,000 - 134,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Oppstar Technology • Penang

On-site
MYR 67,000 - 134,000
Physical Design Engineer
Physical Design Engineer

UST Malaysia • Bayan Lepas

On-site
MYR 90,000 - 130,000
Staff CAD And Methodology Design Engineer
Staff CAD And Methodology Design Engineer

AMD • George Town

On-site
MYR 90,000 - 130,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Altera • George Town

On-site
MYR 120,000 - 180,000
Physical Design Engineer
Physical Design Engineer

Uni Connect • Bayan Lepas

On-site
MYR 60,000 - 80,000
FPGA Silicon Design Verification Engineer
FPGA Silicon Design Verification Engineer

Altera • George Town

On-site
MYR 180,000 - 280,000