Graduate Talent (CPU-SoC Silicon Design)

Intel Corporation

Kulim

Hybrid

MYR 70,000 - 110,000

Full time

40 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Intel Corporation is seeking graduates for a CPU-SOC silicon design role in Malaysia (Penang/Kulim). You will train, design, and develop next-gen SOC/CPU products, performing RTL validation, IP integration, and VLSI layout tasks across multiple domains.

The position emphasizes collaboration with cross-functional teams, usage of CAD tools, and work in a hybrid model with on-site and remote elements in Malaysia.

Qualifications

  • Bachelor's or Master's degree in Electronic, Electrical or Computer Engineering.
  • Familiarity with VLSI CMOS logic circuit design.
  • Proficiency in UNIX, C programming and CAD tools.

Responsibilities

  • Assist design unit owner in RTL model functional validation and simulate logic with CAD tools.
  • Define VLSI design methodology and develop flows including synthesis, floorplanning and timing closure.
  • Develop analog IP for next-generation CMOS processes and perform high-speed clocking circuit design tasks.
  • Integrate third-party IPs with synthesis, convergence, and post-si debugging.
  • Handle system integration across Si/Platform/FW/MW/OS/Apps on devices and ensure cross-domain signal integrity.

Skills

UNIX
C programming
VLSI design
Design validation
System integration

Education

Bachelor of Engineering in Electronic/ Electrical/ Computer Engineering
Master of Science in Electronic/ Electrical/ Computer Engineering

Tools

CAD tools
RTL verification tools

Job description

## Graduate Talent (CPU-SoC Silicon Design)Apply: Malaysia, Penang: Malaysia, Kulim: Full time: Posted Today: JR0288822# **Job Details:**## Job Description:In this position, you will be involving in the training, design and development of next generation SOC/CPU for wide range of Intel products. Your responsibilities will include some of the following but not limited to:* Assist design unit owner in Register Transfer Level RTL model functional validation. Use CAD tool extensively to simulate logic behavior and circuit performance and direction of physical design for next generation, deep sub-micron embedded circuit solutions. Verify the circuit behavior against the original simulation model and first silicon.* Define VLSI Structural Design methodology and developing design flows. Implement structural physical designs, such as synthesis, floor planning, power-grid and clock tree designs, timing budgeting and closure, place and route, RC-extraction and integration. Verify structural physical designs, such as functional equivalency, timing/performance, noise, layout design rules, reliability and power.* Develop Analog IP on next generation deep submicron process for the Intel's SOC, perform tasks related to Very-large-scale integration VLSI complementary metal-oxide-semiconductor CMOS IC design, Solid state physics and physical layout. Such tasks may include: Circuit design of high speed clocking related circuits [phase-locked loop PLL, delay-locked loop DLL, bandgap] or high voltage input/output IO [double data rate DDR/LPDDR, General-purpose input/output GPIO, OPIO].* Responsible for Integration of Third party IPs -- Synthesis, functional and/or timing convergence, and pre and post-si debug of IPs developed by various external vendors as well as within the company. Handling of signals crossing power planes and clock domains, industry standard protocols including hardware and software details dealing with Memory LPDDR, storage eMMC, SATA, UFS, peripherals PCIe, USB, and MIPI interfaces in SOC devices. System integration dealing with Si/ Platform/ FW/ MW/ drivers/ OS/ Apps on Android Windows-based tablets and phones.## **Qualifications:**You must possess a Bachelor of Engineering degree or a Master of Science degree in Electronic, Electrical or Computer Engineering.Additional qualifications include:* Familiarity with Very Large Scale Integration VLSI Complementary Metal-Oxide Semiconductor CMOS logic circuit design* Well versed in UNIX, C programming and relevant Computer Aided Design CAD tools.## Job Type:Intel Contract Employee## Shift:Shift 1 (Malaysia)## Primary Location:Malaysia, Penang## Additional Locations:Malaysia, Kulim## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustN/A**Work Model for this Role**This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. \\* Job posting details (such as work model, location or time type) are subject to change.\\*ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior CPU Circuit Design Engineer
Senior CPU Circuit Design Engineer

Intel Corporation • Seberang Perai

Hybrid
MYR 250,000 - 420,000
CPU Validation Engineer
CPU Validation Engineer

Intel Corporation • George Town

Hybrid
MYR 90,000 - 170,000
FPGA Prototyping Engineer
FPGA Prototyping Engineer

Intel Corporation • George Town

On-site
MYR 70,000 - 100,000
Graduate Talent (ISCP SoC Front End Team)
Graduate Talent (ISCP SoC Front End Team)

Intel Corporation • George Town

Hybrid
MYR 65,000 - 90,000
E-core CPU Clock Design Engineer
E-core CPU Clock Design Engineer

Intel Corporation • Kuala Lumpur

Hybrid
MYR 180,000 - 280,000
E-core CPU Physical Design Engineer
E-core CPU Physical Design Engineer

Intel Corporation • Seberang Perai

Hybrid
MYR 180,000 - 280,000
E-core Senior CPU Physical Design Engineer
E-core Senior CPU Physical Design Engineer

Intel Corporation • Seberang Perai

Hybrid
MYR 180,000 - 240,000
Staff Logic Design Engineer
Staff Logic Design Engineer

Intel Corporation • George Town

On-site
MYR 120,000 - 180,000
Software Engineer
Software Engineer

Intel Corporation • Seberang Perai

Hybrid
MYR 60,000 - 90,000
Graduate Talent: CPU-SoC Silicon Design Engineer (Hybrid)
Graduate Talent: CPU-SoC Silicon Design Engineer (Hybrid)

Intel Corporation • Kulim

Hybrid
MYR 70,000 - 110,000