Turn this role into an interview — a resume and cover letter built around what this employer wants.
Abhidi IT Solution in Petaling Jaya, Malaysia is seeking a talented FPGA Developer to develop systems using FPGA chassis for software acceleration. The role requires collaboration with firmware teams to design comprehensive system-level solutions that address client requirements.
Ideal candidates will possess a strong understanding of Verilog/VHDL design, high-speed logic design, and experience with digital communication standards. This position offers opportunities to innovate and contribute to significant projects in the IT field.
Abhidi Solutions, is an emerging, end-to-end information technology services and solutions provider, working with leading organizations from the Financial Services, Technology, Communications & Media, Manufacturing & Retail, Energy and Utilities and various other domains. Abhidi delivers highly responsive and innovative solutions that help clients to align their IT strategy with their business goals and address the most important IT needs today.
We deliver a full portfolio of services that include IT Consulting, Application Development and Management, Independent Testing, Outsourced Product Development, Enterprise Software Solutions, Business Intelligence & Data Warehousing as well as Resource Augmentation. Also we engage in providing Training, Managed and Infrastructural Services.
Responsibility
Development of FPGA system using FPGA chassis that support software acceleration related system solutions. Candidate should have good understanding of periperal interconnects (eg PCIe), network protocols, memory systems. Candidate will be also required to understand customer system level requirements and work with software and firmware teams to design and implement complete system level solutions which includes both soft IP as well as FPGA hard IP blocks.
Responsibilities include architecture development, design, simulation, and hardware validation, and documentation of scalable and configurable IP cores.
Requirements
Understanding of Verilog/VHDL RTL design and simulation, hardware debug and bring-up. Knowledge of microelectronics circuit and functionality to FPGA/ASIC products. Well-versed with FPGA/ASIC design flow. Understanding of high-speed logic design, timing and power optimization design techniques. Expertise/knowledge of digital communication and networking standards. Proven track record of successfully architecting and implementing major functional blocks in one or more chips in compute, networking and storage areas.
Expertise in one or more connectivity protocols including PCI Express, 10/40/100Gbit Ethernet as well as memory interfaces such as DDR3/4.
All your information will be kept confidential according to EEO guidelines.