E-core CPU Design Manager

Intel Corporation; Penang; Hybrid; MYR 240,000 - 360,000; Full time

Benefits offered by this job

Job summary

Intel is seeking a seasoned engineering leader to manage a high-performing team responsible for RTL to GDS activities across complex CPU blocks. You will plan resources, guide design teams, and drive delivery milestones while fostering technical excellence.

The role requires a BS/MS in Electrical or Computer Engineering with 10+ years in design and at least 3 years in leadership. Hybrid work model in Malaysia is supported, with strong emphasis on collaboration and process improvement.

Qualifications

• BS or MS in Electrical or Computer Engineering with 10+ years of hands-on design experience.
• 3+ years of leadership experience as a technical lead or manager.

Responsibilities

• Manage a team of design engineers responsible for RTL to GDS activities.
• Plan, allocate resources, assign tasks and direct activities to meet schedules.
• Identify and analyse progress gating issues and implement solutions.
• Propose innovative methods to improve efficiency and quality of deliverables.
• Provide coaching and feedback on career development and productivity.
• Build a strong, technically vital organization and reinforce team values.

Skills

Team leadership

Project planning

Communication

Hardware design

Education

BS in Electrical Engineering or Computer Engineering

MS in Electrical Engineering or Computer Engineering

Tools

Synopsys tools

Cadence tools

Job description

Job Details

Job Details: Job Description: We created the Intel Atom Processor (E-Core), a disruptive technology that enables a broad range of devices including entry PC's, smartphones, modems, 2 in 1 laptops, micro-servers, and other Internet-of-Things IoT devices. You will be part of a team, participating in the design of a future generation high performance Intel E-core microprocessor. You will work as a key member of a team participating in the design of E-core CPUs. We are looking for a talented individual to manage a high performing team in the physical design of highly complex blocks from synthesis/APR through post-layout verification and tapeout. This technical management position requires an engineer with broad synthesis APR design and verification experience and a strong desire to lead a team of experienced integration engineers. Candidate should be familiar with Synopsys or Cadence build tools.

Responsibilities

• Manage a team of design engineers responsible for RTL to GDS activities.
• Plan, allocate resources, assign tasks and direct activities of the team to meet aggressive schedules and achieve milestone criteria.
• Identify and analyse progress gating issues and implement plans, tasks, and provide quick solutions.
• Propose creative, innovative methodology and process initiatives to consistently improve efficiency and quality of integration deliverables.
• Provide coaching, guidance and feedback to direct reports on career development, performance, and productivity issues.
• Build a strong and technically vital organization.
• Cultivate and reinforce appropriate group values, norms and behaviors.

Qualifications

• The successful candidate must possess a minimum of a BS or MS in Electrical Engineering or Computer Engineering with at least 10 years of hands on experience in this area and at least 3 years of experience in leading a team either as technical lead or as manager.
• Additional qualifications include: Hands-on experience in the following areas: Block floor planning, RTL to gate level netlist generation through synthesis, DFT insertion, placement, clock tree synthesis and route flows, power and static timing analysis and closure, validation of physical design including timing, electrical rules, DRC/LVS, noise, electromigration checks, formal equivalence verification.
• Successfully led one or more design tape-outs of complex, high performance, low-power CPUs.
• Able to provide technical leadership to a team of engineers involved in RTL to GDS APR build and verification flows.
• Able to provide technical guidance and support to team members throughout the project design cycle.
• Excellent verbal communication, technical presentation and leadership skills.
• Self-motivated and well organized.
• Candidate should be familiar with Synopsys or Cadence build tools.

Job Type and Location

Job Type: Experienced Hire Shift: Shift 1 (Malaysia) Primary Location: Malaysia, Penang Additional Locations:

Equal Opportunity Statement

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

Position of Trust N/A

Work Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

* Job posting details (such as work model, location or time type) are subject to change.

Additional Information

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices.

We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Additional Resources

• Benefits
• Internships
• Life at Intel
• Locations
• Recruitment Process