E-Core (Atom) CPU Layout Design Engineer

Intel Corporation; Penang; Hybrid; MYR 120,000 - 180,000; Full time

Benefits offered by this job

Hybrid work model

Job summary

Intel Corporation in Penang is seeking an experienced E-Core (Atom) CPU Layout Design Engineer to drive the physical implementation of memory compilers, custom IP blocks, and layout partitions for future Intel Atom CPUs.

The role requires collaborating with circuit designers and CAD teams, delivering full design hierarchy, and aligning across SoC groups. A strong background in VLSI/CMOS, 3+ years of layout experience, and scripting skills are essential.

Qualifications

• Bachelor's or Master's degree in Electronic/Microelectronic Engineering, Computer Engineering, or a related engineering discipline.
• 3+ years of experience in layout design.
• Familiarity with VLSI and CMOS logic circuit design.
• Proficient in UNIX shell scripting, TCL, and Perl.

Responsibilities

• Independently assess and drive complex digital physical design assignments across multiple design stages.
• Work closely with circuit design engineers to interpret schematics and drive physical implementation.
• Collaborate with CAD teams to debug tools and verify design correctness.
• Build and verify physical design hierarchy from cell layout to top-level integration.
• Partner with SoC teams to ensure alignment and reuse across projects.

Skills

UNIX shell scripting

TCL

Perl

CMOS design

VLSI

Analytical thinking

Problem solving

Education

Bachelor's or Master's in Electronic/Microelectronic Engineering or Computer Engineering

Tools

UNIX shell

TCL

Perl

Job description

Job Details: Job Description

As an E-Core (Atom) CPU Layout Design Engineer, you will be part of a highly skilled team responsible for the design of future generation, high-performance Intel Atom microprocessors. In this role, you will drive the physical implementation of a variety of memory compilers, custom IP blocks, and layout partitions that directly support Intel's CPU products. You will work in a dynamic environment where design challenges are complex, assignments are broadly defined, and solutions often require creativity, deep technical knowledge, and strong problem solving skills.

Your responsibilities will include, but will not be limited to:

• Independently assess and drive complex digital physical design assignments across multiple design stages.
• Work closely with circuit design engineers to interpret schematics and drive physical implementation.
• Work interactively and proactively with our CAD team to debug tool functionality and bugs.
• Build and verify all levels of physical design hierarchy from leaf-level cell layout to block-level and top-level integration.
• Partnering with SoC teams and cross site design groups to ensure alignment, reuse, and consistency across projects.

In addition to the qualifications below the ideal candidate will also have the following:

• Excellent verbal and written communication skills.
• Excellent interpersonal skills.
• Prioritization and multitasking skills.
• Good analytical and problem solving skills.

Qualifications: Minimum Qualifications:

• Candidate must possess a Bachelor's or Master's degree in Electronic/Microelectronic Engineering, Computer Engineering, or a related engineering discipline.
• 3+ years of experience in layout design.

Additional qualifications include:

• Familiarity with Very Large Scale of Integration VLSI and Complementary Metal-Oxide Semiconductor (CMOS) logic circuit design.
• Proficient programming skills UNIX shell script TCL Perl.

Job Type: Experienced Hire

Shift: Shift 1 (Malaysia)

Primary Location: Malaysia, Penang

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

* Job posting details (such as work model, location or time type) are subject to change.

* ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. Intel’s official careers website.