New College Grad - HBM Layout Engineer

Micron Technology

México

A distancia

MXN 420.000 - 640.000

Jornada completa

14 días+
Generador de candidaturas

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Supera los filtros ATS

Descripción de la vacante

Micron Technology is seeking an IC Layout Engineer in Jalisco who will design leaf cells, standard cells, and sub-blocks while ensuring layout accuracy through DRC/LVS checks. The role emphasizes meticulous methods and proactive collaboration. Candidates should have recent graduation in electronics-related fields, knowledge of circuit concepts, and experience with design tools; English communication is required.

Formación

  • Bachelor’s, Master’s, or PhD in Electronics or related field with recent graduation.
  • Strong knowledge of electronic circuit concepts.
  • Experience using circuit simulation and design tools.
  • English communication skills at a conversational level.
  • Self-motivated, collaborative, and growth-oriented.

Responsabilidades

  • Design layout for leaf cells, standard cells (Stdcell), or sub-blocks.
  • Apply a systematic, meticulous approach to IC layout design.
  • Interpret DRC/LVS and other physical verification checks.
  • Plan work to meet project timelines and own the layout deliverables.
  • Collaborate with internal teams to ensure successful project execution.

Conocimientos

Circuit design concepts
C++
Python
English communication
Team collaboration

Educación

Bachelor’s, Master’s, or PhD in Electronics, Mechatronics, Robotics Engineering, Nanotechnology, or related fields
Graduation within the last 2 years

Herramientas

Cadence VLE/VXL
Mentor Graphics Calibre (DRC/LVS)

Descripción del empleo

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Key Responsibilities
  • Design layout for leaf cells, standard cells (Stdcell), or sub-blocks.
  • Apply a systematic, meticulous, and methodical approach to IC layout design.
  • Interpret DRC/LVS and other physical verification checks to ensure design accuracy.
  • Demonstrate ownership and proactively plan work to meet project timelines.
  • Collaborate effectively with internal teams to ensure successful layout project execution.
Minimum Qualifications
  • Bachelor’s, Master’s, or PhD in Electronics, Mechatronics, Robotics Engineering, Nanotechnology, or related fields.
  • Graduation within the last 2 years (Bachelor’s, Master’s, or PhD).
  • Strong knowledge of electronic circuit concepts.
  • Experience using circuit simulation and design tools.
  • Effective interpersonal and problem-solving skills.
  • English communication skills (conversational level required).
  • Self-motivated, enthusiastic, and collaborative standout colleague.
  • Passion for technology and willingness to grow in the semiconductor industry.
Preferred Qualifications
  • Internship or academic project experience in pre-silicon circuit design.
  • Understanding of pre-silicon development areas such as analog circuits and physical design.
  • Basic knowledge of MOS concepts, semiconductor fabrication, and analog layout fundamentals.
  • Strong interpersonal skills and goal-oriented perspective.
  • Experience with programming or scripting languages (C++, Python).
  • Familiarity with tools such as Cadence VLE/VXL and Mentor Graphics Calibre (DRC/LVS) or similar.
  • Understanding of layout trade-offs including speed, capacitance, power, and area.
  • Interest in developing problem-solving skills in physical verification and custom layout.

“The specified role does not encompass the following responsibilities: Finalization of sales agreements or the execution of sales contracts is prohibited. The role also does not carry the authority to make definitive decisions regarding contracts, be it their conclusion or termination. Furthermore, the role is not designed to involve participation in pricing negotiations or the authorization of contracts. These activities fall beyond the permissible duties of the position.”

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate’s true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

New College Grad - HBM Layout Engineer
New College Grad - HBM Layout Engineer

micron • Xalisco

Presencial
MXN 300.000 - 520.000
DRAM Layout engineer (Intern)
DRAM Layout engineer (Intern)

Micron Technology • Tlaquepaque

Presencial
MXN 89.000 - 167.000
DRAM Layout engineer (Intern)
DRAM Layout engineer (Intern)

micron • Xalisco

Presencial
MXN 89.000 - 179.000
Lead Principal Engineer, Layout Design
Lead Principal Engineer, Layout Design

micron • Xalisco

Presencial
MXN 1.800.000 - 3.000.000
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

micron • Xalisco

Presencial
MXN 134.000 - 201.000
New College Grad - HBM Layout Engineer
New College Grad - HBM Layout Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.218.662 - 1.566.852
Medical, dental, and vision plans
Paid family leave
Paid time-off program
DRAM Layout engineer (Intern)
DRAM Layout engineer (Intern)

Micron Technology, Inc. • Tlaquepaque

Presencial
MXN 167.000 - 223.000
Pathfinding Senior Design Layout Engineer
Pathfinding Senior Design Layout Engineer

SwiftCruit • Región Centro

Presencial
MXN 500.000 - 1.300.000
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology, Inc. • Tlaquepaque

Presencial
MXN 134.000 - 201.000
Design Layout Engineer
Design Layout Engineer

Micron Technology • Tlaquepaque

Presencial
MXN 420.000 - 620.000