HIG-HBM ENGINEERING MANAGER - LAYOUT

micron

Xalisco

Presencial

MXN 1.800.000 - 2.800.000

Jornada completa

Hace 4 días
Sé de los primeros/as/es en solicitar esta vacante
Generador de candidaturas

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Supera los filtros ATS

Descripción de la vacante

Micron Technology in Guadalajara, Mexico, is seeking a Layout Design Engineering Manager to lead a distributed team crafting analog, mixed‑signal, and custom layouts for next‑gen AI and HPC solutions.

You will oversee layout verification, meet project milestones, mentor engineers, and collaborate with worldwide teams to deliver high‑quality block layouts across multiple tapeouts.

Ideal candidates have 15+ years in analog/custom layout, 5+ years leading teams, and deep Cadence/Calibre expertise.

Formación

  • 15+ years in analog/custom layout design in advanced CMOS nodes (Planar, FinFET).
  • 5+ years managing layout engineering teams.
  • Proven ability to lead layout development with strong quality oversight.
  • Bachelor’s or Master’s in Electronics, VLSI, or related field.
  • Expertise with Cadence VLE/VXL and Mentor Calibre DRC/LVS.
  • Hands-on experience with IP blocks (PLL, ADC, DAC, thermistors, etc.).
  • Strong fundamentals in parasitics, EM, latch-up, crosstalk, IR drop.

Responsabilidades

  • Manage a team responsible for layouts for analog, mixed-signal, and block-level integration.
  • Oversee LVS, DRC, Antenna checks, documentation and quality reviews.
  • Ensure timely, high-quality delivery of block-level layouts meeting project requirements.
  • Coordinate planning, area/time estimation, scheduling, task delegation, and execution for multiple projects.
  • Mentor and guide layout engineers of all levels.
  • Perform detailed reviews of sub-block layouts.
  • Collaborate with global teams to align on project execution.

Conocimientos

Analog layout design
Layout management
Team leadership
Cadence VLE/VXL
Mentor graphics Calibre
IP blocks experience
Planar/FinFET
Tapeouts management
Electromigration/signal integrity
Layout verification leadership

Educación

Bachelor's in Electronics/VLSI
Master's in Electronics/VLSI

Herramientas

Cadence VLE/VXL
Mentor Calibre

Descripción del empleo

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

For more than 45 years, Micron Technology, Inc. has been at the forefront of innovation, delivering the world’s most advanced memory and semiconductor technologies. Our distributed team of engineers, scientists, and visionaries is developing groundbreaking solutions that redefine how the world uses information to enrich life for all.

We are seeking a Layout Design Engineering Manager to join Micron’s High Bandwidth Memory (HBM) organization in Guadalajara, Mexico. In this leadership role, you will guide a distributed team focused on developing complex analog, mixed‑signal, and custom layouts powering next‑generation AI and high‑performance computing solutions.

Responsibilities
  • Manage a team responsible for crafting and developing critical layouts for analog circuits, mixed-signal components, and custom blocks, including support for full-chip-level integration.

  • Oversee layout verification activities, including LVS, DRC, Antenna checks, documentation, and quality reviews.

  • Ensure timely and high‑quality delivery of block‑level layouts that meet all project requirements.

  • Coordinate planning, area/time estimation, scheduling, task delegation, and execution for multiple concurrent projects.

  • Mentor and guide layout engineers of all levels.

  • Perform detailed reviews of sub‑block‑level layouts.

  • Collaborate with global engineering teams to drive successful project execution and alignment across Micron’s worldwide footprint.

Minimum Qualifications
  • 15+ years of experience in analog/custom layout design in advanced CMOS technology nodes (Planar, FinFET).

  • 5+ years of experience managing layout engineering teams.

  • Proven ability to lead layout development processes with strong quality oversight.

  • Bachelor’s degree, Master’s degree or equivalent experience in Electronics, VLSI Engineering, or related field.

  • Expertise with Cadence VLE/VXL and Mentor Graphics Calibre DRC/LVS.

  • Hands‑on experience with critical IP blocks (PLL, ADC, DAC, bandgap, temperature sensors, charge pumps, current mirrors, comparators, differential amplifiers, etc.).

  • Strong fundamentals in matching, electromigration, latch‑up, coupling, crosstalk, IR drop, and parasitic effects.

  • Ability to analyze layout impact on speed, area, power, and overall circuit performance.

  • Experience supporting multiple tapeouts.

Preferred Qualifications
  • Experience working with memories (HBM is a plus), or high‑performance computing products.

  • Strong understanding of advanced physical design methodologies and emerging process technologies.

  • Familiarity with scripting languages (Python, SKILL, Tcl) to automate layout tasks and improve design efficiency.

  • Excellent communication and stakeholder‑management skills in fast‑paced, multi‑project environments.

  • Strong interpersonal skills to help building team culture.

"The specified role does not encompass the following responsibilities: Finalization of sales agreements or the execution of sales contracts is prohibited. The role also does not carry the authority to make definitive decisions regarding contracts, be it their conclusion or termination. Furthermore, the role is not designed to involve participation in pricing negotiations or the authorization of contracts. These activities fall beyond the permissible duties of the position."

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status. To request assistance with the application process and/or for reasonable accommodations, please contact hrsupport_na@micron.com

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

SENIOR ENGINEER HBM LAYOUT
SENIOR ENGINEER HBM LAYOUT

micron • Xalisco

Presencial
MXN 850.000 - 1.200.000
PRINCIPAL ENGINEER HBM LAYOUT
PRINCIPAL ENGINEER HBM LAYOUT

Micron Technology • Tlaquepaque

Presencial
MXN 900.000 - 1.300.000
ENGINEER HBM LAYOUT
ENGINEER HBM LAYOUT

micron • Xalisco

Presencial
MXN 420.000 - 660.000
Design Layout Engineer
Design Layout Engineer

micron • Xalisco

Presencial
MXN 450.000 - 750.000
ENGINEER HBM LAYOUT
ENGINEER HBM LAYOUT

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Región Centro

Presencial
MXN 800.000 - 1.200.000
PRINCIPAL ENGINEER HBM LAYOUT
PRINCIPAL ENGINEER HBM LAYOUT

Micron • Región Centro

Presencial
MXN 450.000 - 900.000
Design Layout Engineer
Design Layout Engineer

Micron Technology • Tlaquepaque

Presencial
MXN 420.000 - 620.000
HIG-HBM ENGINEERING MANAGER - LAYOUT Tlaquepaque, Jalisco, Mexico Company Priority Posted 20 ho[...]
HIG-HBM ENGINEERING MANAGER - LAYOUT Tlaquepaque, Jalisco, Mexico Company Priority Posted 20 ho[...]

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.200.000 - 1.600.000
HIG-HBM ENGINEERING MANAGER - LAYOUT Tlaquepaque, Jalisco, Mexico Company Priority
HIG-HBM ENGINEERING MANAGER - LAYOUT Tlaquepaque, Jalisco, Mexico Company Priority

Micron Memory Malaysia Sdn Bhd • Tlaquepaque

Presencial
MXN 1.200.000 - 1.800.000
Pathfinding Senior Design Layout Engineer
Pathfinding Senior Design Layout Engineer

SwiftCruit • Región Centro

Presencial
MXN 500.000 - 1.300.000