Staff Engineer Digital Design - Mixed Signal IPs (f/m/div)

Infineon Technologies AG; Padova; In loco; EUR 40.000 - 60.000; Tempo pieno

Descrizione del lavoro

A leading semiconductor company in Padova is seeking a Digital Design Engineer to design and develop mixed-signal IPs for ASICs. The role involves writing SystemVerilog code, collaborating with analog designers, and ensuring IP quality through rigorous verification. The ideal candidate should have a degree in Electrical Engineering and at least 3 years of experience in digital design. This position offers a dynamic work environment within a diverse team.

Servizi

Competitive salary

Dynamic work environment

Diversity and inclusion initiatives

Competenze

• At least 3 years of experience in digital design with focus on mixed-signal IPs.
• Proficiency in writing RTL code and testbenches.
• Strong understanding of digital design principles.

Mansioni

• Design, develop, and verify digital components of mixed-signal IPs for ASICs.
• Write and maintain SystemVerilog code for digital IP blocks.
• Collaborate with analog designers to ensure integration.

Conoscenze

Problem-solving skills

Collaboration skills

Attention to detail

Adaptability

Formazione

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering

Strumenti

System Verilog

Industry-standard design tools

Descrizione del lavoro

Are you passionate about digital design and mixed-signal IP development? Do you want to be part of a team who generate synergies across Infineon applications through AMS Solutions? Are you eager to collaborate with a world-class team of engineers in a dynamic and innovative environment? Then our Design Enabling & Services team in Padova is waiting for you!

Job Description
As a Digital Design Engineer, you will be specialized in the design and development of mixed-signal IPs for ASICs. Furthermore, you will also have the opportunity to work on cutting-edge projects, collaborating with a talented team of engineers to deliver high-quality IP solutions.

In your new role you will:

• Design, develop, and verify digital components of mixed-signal IPs for ASICs
• Write and maintain SystemVerilog code for digital IP blocks, including RTL design, simulation, and synthesis
• Collaborate with analog designers to ensure seamless integration of digital and analog components
• Develop and execute verification plans, including writing testbenches and assertions
• Perform simulation, synthesis, and place-and-route tasks using industry-standard tools
• Debug and optimize digital IP blocks to meet performance, power, and area requirements
• Work closely with the verification team to ensure IP quality and reliability
• Participate in design reviews and contribute to the improvement of design processes and methodologies

Your Profile
You have excellent problem-solving skills, with the ability to debug complex digital designs. Your strong communication and collaboration skills allow you to work effectively in a team environment. You are also detailed oriented, able to manage multiple tasks, and adapt to evolving project requirements.

You are best equipped for this task if you have:

• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or similar field of study
• At least 3 years of experience in digital design, with a focus on mixed-signal IPs
• Proficiency in System Verilog, with experience in writing RTL code and testbenches
• Strong understanding of digital design principles, including logic design, timing analysis, and clock domain crossing
• Experience with industry-standard design tools, such as simulators, synthesizers, and place-and-route tools
• Fluency in English (mandatory)

It is an advantage if you have:

• Experience with Spyglass, LEC, Synthesis, and ATPG tools
• Knowledge of low-power design techniques and power management strategies
• Familiarity with scripting languages, such as Perl or Python
• Experience with version control systems, such as Git, Perforce
• Understanding of analog-digital interface design principles and mixed-signal design flows
• Understanding and design of digital filter principles

Please send us your CV in English.



Contact:
Rita Costa, LinkedIn

#WeAreIn for driving decarbonization and digitalization.
As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.
Are you in?

– At our R&D center in Padova we develop next generation Automotive applications –

In Padova we combine Italian creativity with German operational excellence to develop innovative semiconductor solutions for clean, safe and smart cars.

Here you will find a dynamic team made of highly skilled professionals from 15 different countries, who combine the experience of the senior engineers with the energy of young graduates.

We are on a journey to create the best Infineon for everyone.
This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills.
We look forward to receiving your resume, even if you do not entirely meet all the requirements of the job posting.
Please let your recruiter know if they need to pay special attention to something in order to enable your participation in the interview process.
Click here for more information about Diversity & Inclusion at Infineon.