Sr. Asic Design Engineer

Vislab (An Ambarella Inc. Company); Emilia-Romagna; In loco; EUR 40.000 - 60.000; Tempo pieno

Descrizione del lavoro

A leading technology company in Italy is seeking a Sr. ASIC Design Engineer to develop specifications and implement design modules for advanced Computer Vision processors. The ideal candidate should have a Master’s degree in Electrical Engineering, experience in VLSI/ASIC design, and proficiency in Verilog/SystemVerilog. Strong communication skills and a collaborative mindset are essential for this position.

Competenze

• 0-4 years of experience in ASIC design.
• Good knowledge of hardware description languages (Verilog/SystemVerilog).
• Ability to work in a team and communicate effectively.

Mansioni

• Develop micro-architecture specifications for Computer Vision processor.
• Design and implement Verilog/SystemVerilog modules.
• Perform design integration, logic synthesis, and optimization.

Conoscenze

VLSI / ASIC design

Computer architecture

Logic design

Verilog / SystemVerilog

Programming in Python and Perl

Design verification

Image / Video processing

Machine learning

Formazione

Master’s degree in Electrical Engineering

Descrizione del lavoro

We’re growing! Our team in Parma (Italy) is seeking a Sr. ASIC Design Engineer.

Responsibilities

• Developing micro-architecture specifications for a next generation Computer Vision processor; Designing and implementing Verilog / SytemVerilog modules for cutting edge SOCs. Examples of such modules include: Video compression logic, Image processing logic, Vector processors and Device / Memory controllers; Design integration, logic synthesis, and design optimization for timing, area and power; Developing front-end methodologies and tool flows;

Requirements

• Master’s degree in Electrical Engineering with 0-4 years of experience; Very good understanding of VLSI / ASIC design, Computer architecture and Logic design; Good knowledge and experience in using hardware description languages (Verilog / SystemVerilog); Ability to program in scripting languages, like Python and Perl; Knowledge of design verification, and functional coverage; Strong communication skills and a good team player; Knowledge of logic synthesis and timing closure is a must; Knowledge and/or experience in the areas of Image / Video processing, computer vision, machine learning are plus;

To apply, please submit resume with subject :

JOB#VLSI

to or apply online on Ambarella website.

As an Equal Opportunity / Affimative Action Employer, Vislab and Ambarella recruit qualified applicants without regard to race, color, national origin, sex, physical disability, or veteran status.

Please find at this link our privacy disclaimer dedicated to candidates data, accordingly to the GDPR :