Job Search and Career Advice Platform

Attiva gli avvisi di lavoro via e-mail!

Principal Digital Verification Engineer

SOL Group

Monza

In loco

EUR 50.000 - 70.000

Tempo pieno

Ieri
Candidati tra i primi

Genera un CV personalizzato in pochi minuti

Ottieni un colloquio e una retribuzione più elevata. Scopri di più

Descrizione del lavoro

A semiconductor manufacturing leader located in Lombardy, Italy, is seeking a Principal Digital Verification Engineer to spearhead the pre-silicon verification of complex IP blocks for automotive and industrial applications. You will define strategic verification plans, develop test environments, and coordinate a team of engineers. Ideal candidates will possess experience with EDA tools and a continuous learning mindset. This is a full-time role focused on electrification solutions.

Competenze

  • Experience leading pre-silicon verification of complex IP blocks or SoCs.
  • Hands-on experience developing UVM/SystemVerilog-based testbenches.
  • Proven ability to mentor and coordinate a team.

Mansioni

  • Define and execute comprehensive verification plans.
  • Collaborate with cross-functional teams to ensure design quality.
  • Drive methodology improvements in verification practices.

Conoscenze

Familiarity with automotive and industrial domains
Experience with EDA tools (Cadence Xcelium, JasperGold)
Knowledge of standard protocols (SPI, I2C, UART, APB)
Experience with Python, Makefile, Tcl, shell languages
Continuous learning mindset
Descrizione del lavoro
Role Overview

As a Principal Digital Verification Engineer, you will lead the pre‑silicon verification of complex IP blocks, subsystems, or SoCs for automotive and industrial applications, with a strong focus on electrification solutions. In addition to defining verification strategies and developing advanced test environments, you will coordinate and mentor a team of verification engineers, ensuring alignment with project goals and best practices.

Key Responsibilities
  • Define and execute comprehensive verification plans aligned with design specifications and industry standards.
  • Develop, maintain, and debug UVM/SystemVerilog‑based testbenches for RTL, gate‑level, and power‑aware simulations.
  • Create and manage test cases, assertions (SVA/PSL), monitors, and coverage metrics (code and functional).
  • Lead and coordinate a team of verification engineers, providing technical guidance, task planning, and performance feedback.
  • Drive methodology improvements and adoption of best practices, including formal verification techniques and automatic code and report generation.
  • Collaborate cross‑functionally with hardware, firmware, and system architecture teams to ensure design quality and integration.
  • Support post‑silicon validation and debug, correlating RTL and silicon behavior.
Preferred Skills
  • Familiarity with automotive and industrial domains, especially electrification systems.
  • Hands‑on experience with EDA tools (Cadence Xcelium, JasperGold, VManager).
  • Knowledge of standard protocols (SPI, I2C, UART, APB).
  • Hands‑on experience with Python, Makefile, Tcl, shell languages.
  • Continuous learning mindset and ability to drive innovation in verification methodologies.
Seniority Level

Mid‑Senior level

Employment Type

Full‑time

Industries

Semiconductor Manufacturing

Location

Nova Milanese, Lombardy, Italy

Ottieni la revisione del curriculum gratis e riservata.
oppure trascina qui un file PDF, DOC, DOCX, ODT o PAGES di non oltre 5 MB.