Staff/Senior Staff Engineer - AMS Verification

Silabs India Private Limited

Hyderabad

On-site

INR 3,000,000 - 5,400,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Equity rewards (RSUs)
ESPP
Insurance plans with outpatient cover
National Pension Scheme (NPS)
Flexible work policy
Childcare support

Job summary

Silicon Labs is seeking a senior VLSI verification engineer in Hyderabad to lead AMS verification for mixed-signal SOCs/IPs. You will own testbench development, regression suites, and collaboration across design, SoC, and PD teams.

Required are 10–15 years of industry experience, strong Verilog, SystemVerilog, Verilog-AMS skills, and familiarity with Cadence/Synopsys/Mentor toolchains. The role demands leadership and clear communication within a multi-site environment.

Qualifications

  • Proficiency in Verilog, SystemVerilog, and Verilog-AMS.
  • Strong understanding of analog/digital mix in AMS verification.
  • Experience with SV/UVM testbench development and mixed-signal verification.

Responsibilities

  • Lead AMS verification for mixed-signal SOCs/IPs.
  • Develop top-level testbenches and regression suites.
  • Collaborate with design, SoC, and PD teams for convergence.
  • Mentor team members and drive project execution.

Skills

Verilog-Verilog-AMS
SystemVerilog
UVM
AMS simulation
Verilog-A/AMS
Digital design

Education

Bachelor's or Master's in Electrical/Computer Engineering

Tools

Cadence
Mentor
SPICE

Job description

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com.

Job Description

The position involves design verification of next generation IP's /SoC's with emphasis on verifying and signing off performance and power along with functionality by developing the needed RNM models. This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification Planning, Testbench and Test development, Verification closure with best-in-class methodologies including simulation, GLS.

Candidate will require close interactions with Design, SoC, Validation, Synthesis & PD teams for design convergence. Candidate must be able to take ownership of IP/Block/SS verification.

Responsibilities
  • To work in AMS Verification domain with relevant experience in mixed signal SOCs or subsystems/IPs.
  • Leading a project for AMS requirements is a value add.
  • Proficiency in AMS simulation environment using Cadence/Synopsys/Mentor tools.
  • Knowledge of digital design techniques, Verilog HDL, and standard RTL coding styles, as well as analog circuit basics, with previous analog design experience a plus.
  • Candidate should be familiar with the concepts of behavioral modeling - both digital (Verilog-D) and analog (Verilog-A or Verilog-AMS).
  • Experience in SV and UVM testbench development/modifications from mixed signal perspective is a plus.
  • Functional knowledge of analog and mixed signal building blocks, such as comparators, op-amps, switched cap circuits, various types of ADCs and DACs, current mirrors, charge pumps, and regulators is expected.
  • Experience working on AMS Verification on multiple SOC's or sub-systems.
  • Working knowledge of Perl / Skill/ Python/Tcl or other scripting relevant language is a plus.
  • Candidate should have ability to lead a project team, and work collaboratively in a multi-site development environment.
  • Delivery oriented, Passionate to learn and explore, Transparent in communication, Flexibility related to project situations.
  • Candidates should have a good knowledge of analog and mixed signal electronics, test-plan development, tools and flows.
  • Develop and execute top-level test cases, self-checking test benches and regressions suites.
  • Developing and validating high-performance behavior models.
  • Verifying of block-level and chip-level functionality and performance.
  • Team player with good communication skills and previous experience in delivering solutions for a multi-national client.
Tool suites
  • Predominantly analog (Cadence - Virtuoso)
  • SPICE simulator experience
  • Fluent with Cadence-based flow - Create schematics, Simulator/Netlist options etc.
  • Ability to extract simulation results, capture in a document and present to the team for peer review
  • Supporting silicon evaluation and comparing measurement results with simulations
  • UVM and assertion knowledge would be an advantage
Experience Level

10-15 years in Industry

Education Requirements

Bachelor or Master's degree in Electrical and/or Computer Engineering

Minimum Qualifications
  • Proficient in at least one of the following languages: Verilog, System Verilog, Verilog AMS.
  • Strong understanding of analog circuits, digital design processes, and top-level integration.
  • Basic knowledge of PMIC and DC-DC converters.
  • Excellent simulation debugging skills, with the ability to analyze waveforms and identify issues in schematics, models, or RTL.
  • Proficient in Unix environment and shell scripting, with a basic understanding of Python.
Preferred Qualifications
  • Mentoring skills
  • Exceptional problem-solving skills
  • Good written and oral communication skills
Benefits & Perks
  • Equity Rewards (RSUs)
  • Employee Stock Purchase Plan (ESPP)
  • Insurance plans with Outpatient cover
  • National Pension Scheme (NPS)
  • Flexible work policy
  • Childcare support

We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.

At Silicon Labs, we hire and empower great talent to achieve their full potential. By offering challenging projects, technical mentorship, and continuous learning opportunities, we ensure our employees thrive at every stage of their careers.

Here, you'll work alongside some of the industry's brightest minds, tackling complex problems that deepen your expertise and expand your horizons. Whether you're building new skills or shaping your career path, we're dedicated to supporting your growth and celebrating your success every step of the way.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Engineer - IC Design (RTL AMS)
Senior Engineer - IC Design (RTL AMS)

Silabs India Private Limited • Hyderabad

Hybrid
INR 1,200,000 - 1,800,000
Equity Rewards (RSUs)
Insurance plans with Outpatient cover
National Pension Scheme (NPS)
+2
Senior Engineer - IC Design RTL AMS
Senior Engineer - IC Design RTL AMS

Silicon Labs • Hyderabad

On-site
INR 1,800,000 - 2,800,000
Equity Rewards (RSUs)
Insurance plans with Outpatient cover
National Pension Scheme (NPS)
+2
Lead RTL Engineer ( Mixed-Signal IPs)
Lead RTL Engineer ( Mixed-Signal IPs)

Silabs India Private Limited • Hyderabad

On-site
INR 2,400,000 - 4,200,000
Equity Rewards (RSUs)
Insurance plans with Outpatient cover
National Pension Scheme (NPS)
+2
Manager / Senior Manager – Design Verification
Manager / Senior Manager – Design Verification

Silicon Labs GmbH • Hyderabad

On-site
INR 4,000,000 - 7,000,000
Equity RSUs
Insurance (Outpatient)
National Pension Scheme
+2
Lead RTL Engineer ( Mixed-Signal IPs)
Lead RTL Engineer ( Mixed-Signal IPs)

Silicon Labs GmbH • Hyderabad

On-site
INR 1,500,000 - 2,400,000
Equity Rewards (RSUs)
Insurance plans with outpatient cover
National Pension Scheme (NPS)
+2
Lead RTL Engineer ( Mixed-Signal IPs)
Lead RTL Engineer ( Mixed-Signal IPs)

Silicon Labs • Hyderabad

On-site
INR 2,800,000 - 5,600,000
Equity Rewards (RSUs)
Insurance plans with Outpatient cover
National Pension Scheme (NPS)
+2
Manager / Senior Manager – Design Verification
Manager / Senior Manager – Design Verification

Silicon Labs • Hyderabad

On-site
INR 4,000,000 - 9,000,000
Equity Rewards (RSUs)
Insurance plans with Outpatient cover
National Pension Scheme (NPS)
+2
Senior Engineer – IC Design (Physical Design - PV/Power/EM/IR Drop Engineer)
Senior Engineer – IC Design (Physical Design - PV/Power/EM/IR Drop Engineer)

Silicon Labs • Hyderabad

On-site
INR 2,400,000 - 4,200,000
Equity RSUs
Insurance with outpatient cover
National Pension Scheme (NPS)
+2
Sr Staff Mixed-Signal Verification Engineer
Sr Staff Mixed-Signal Verification Engineer

Synopsys, Inc. • Hyderabad

On-site
INR 3,500,000 - 7,000,000
Health benefits
Wellness programs
Lead Engineer – IC Design (STA Lead )
Lead Engineer – IC Design (STA Lead )

Silicon Labs GmbH • Hyderabad

On-site
INR 3,500,000 - 7,000,000
Equity Rewards (RSUs)
Insurance plans with Outpatient cover
National Pension Scheme (NPS)
+2