Staff Formal Verification Engineer

SiFive; Hyderabad; On-site; INR 3,000,000 - 4,500,000; Full time

Job summary

SiFive is seeking a Staff Hardware Engineer for Formal Verification in Hyderabad, India. You will own verification strategy and execution for complex out‑of‑order processor blocks, applying formal techniques to prove correctness and signing off on properties.

Strong FV tool experience is required. You will identify FV targets, create test plans, implement and maintain FV environments, and mentor the team in using FV tools, while developing automation scripts and reviewing proofs with engineering

Qualifications

• 7+ years of experience in Formal Verification of Digital Hardware Design.
• Extensive experience with Formal Abstraction Techniques and sign-off process.
• Familiarity with industry-standard Formal Verification Tools, such as VC Formal, JasperGold.
• Knowledge of Hardware Description and Verification Languages, such as VHDL, Verilog/ SystemVerilog.
• Knowledge of Object-oriented Programming is a plus.
• A keen interest in Processors and Digital systems.
• Strong reasoning skills and excellent attention to detail.
• Good inter-personal and teamwork skills.

Responsibilities

• Identify blocks suitable for applying Formal Verification.
• Create Formal Test-plan for blocks identifying properties to be implemented and sign-off metrics.
• Implementation and maintenance of Formal Verification environments in Chisel.
• Applying various FV techniques to reduce complexity and prove correctness of DUT.
• Debugging RTL to identify causes of failure scenarios.
• Guide and train team members on effective usage of Formal Verification tools.
• Develop/modify scripts to automate the verification process.
• Review formal setups and proofs with design and verification teams.
• Maintain and extend assertion libraries.

Skills

Formal verification

Digital hardware design

SystemVerilog

VHDL

Scripting (Python/Perl)

Education

Bachelor's or Master's in Engineering

Tools

VC Formal

JasperGold

Verilog

SystemVerilog

Chisel

Job description

About SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time.

Are you ready?

To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.

Job Description

Summary

As a Staff Hardware Engineer in Formal Verification, you will own verification strategy and execution for complex out‑of‑order (OOO) processor Blocks which are complex and can prove in formally. Experience in understanding OOO processors, vector execution engines etc is a value added.

Responsibilities

• Identify blocks suitable for applying Formal Verification


• Create Formal Test-plan for blocks identifying properties to be implemented and sign-off metrics


• Implementation and maintenance of Formal Verification environments in Chisel


• Applying various FV techniques to reduce complexity and prove correctness of DUT


• Debugging RTL to identify causes of failure scenarios


• Guide and train team members on effective usage of Formal Verification tools


• Develop/modify scripts to automate the verification process


• Review formal setups and proofs with design and verification teams


• Maintain and extend assertion libraries

Requirements

• 7+ years of experience in Formal Verification of Digital Hardware Design with a Bachelor's or Master's in Engineering


• Extensive experience with Formal Abstraction Techniques and sign-off process


• Familiarity with industry-standard Formal Verification Tools, such as VC Formal, JasperGold


• Knowledge of Hardware Description and Verification Languages, such as VHDL, Verilog/ SystemVerilog


• Knowledge of Object-oriented Programming is a plus


• A keen interest in Processors and Digital systems


• Strong reasoning skills and excellent attention to detail


• Good inter-personal and teamwork skills!

Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

India

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.