Staff EDA Engineer – RTL Front End Tools & Methodologies

Lattice Semiconductor

Maharashtra

Hybrid

INR 1,800,000 - 2,500,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Lattice Semiconductor is seeking a Staff EDA Engineer focused on RTL front-end tools and methodologies in Pune, India. The role involves technical leadership in scalable RTL flows and low-power initiatives, along with collaboration with design and verification teams.

Ideal candidates will have extensive experience in EDA tools, strong problem-solving abilities, and proficiency in Python for automation. The position offers a hybrid work model that requires mandatory in-office days.

Qualifications

  • 9–11 years of experience in EDA tools or CAD engineering roles.
  • 5+ years of hands-on expertise in RTL power analysis.
  • Experience driving low-power initiatives at RTL level.

Responsibilities

  • Act as technical owner for RTL front-end EDA methodologies.
  • Lead RTL low-power initiatives, enabling power-aware methodologies.
  • Provide expert support for RTL simulation and debug.

Skills

RTL front-end methodologies
Power analysis
Python programming
Problem-solving skills
Collaboration

Education

Bachelors or higher in engineering or related field

Tools

PowerArtist
QuestaSim
Synopsys VCS
Cadence Xcelium

Job description

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world‑class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast‑paced, results‑oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description
Staff EDA Engineer – RTL Front‑End Tools & Methodologies

Experience

9–11 years (with 6+ years of deep, hands‑on experience in RTL front‑end EDA tools, flows, and methodologies)

Location

Pune, India – Non‑negotiable

Work Model

Hybrid with mandatory 4 days per week working from the Pune office

Job Summary

We are seeking a Staff EDA Engineer with strong expertise in RTL front‑end methodologies, power analysis, and simulation tool support. This role requires technical ownership and leadership in enabling scalable, high‑quality RTL flows, driving low‑power initiatives, building automation, and adopting Generative‑AI capabilities within EDA tools. The ideal candidate will work closely with design, verification, CAD, and EDA vendor teams, contributing both to day‑to‑day project enablement and to long‑term front‑end EDA strategy. This is a hands‑on, high‑impact role requiring regular collaboration from the Pune site.

Key Responsibilities
  • Act as technical owner for RTL front‑end EDA methodologies, including simulation, power analysis, and constraint validation.
  • Lead and drive RTL low‑power initiatives, defining and enabling power‑aware RTL methodologies across projects.
  • Enable and support RTL power analysis flows using PowerArtist and Joules, including methodology definition, debug, optimization, and best‑practice guidance.
  • Provide expert‑level support for RTL simulation and debug using QuestaSim, Synopsys VCS, and Cadence Xcelium.
  • Own SDC constraint understanding, validation, and verification, ensuring correctness and consistency with downstream flows.
  • Drive adoption of Generative‑AI enablement in EDA workflows, leveraging AI/ML features available in EDA tools, intelligent log analysis, and productivity automation.
  • Architect, develop, and maintain automation frameworks using Python (and Tcl/Shell as needed) for flow execution, regression, analysis, and reporting.
  • Collaborate closely with design and verification teams through regular in‑office interactions to resolve complex RTL, power, simulation, and tool‑related issues.
  • Serve as the primary interface with EDA vendors, leading tool issue debug, enhancement requests, version qualification, and roadmap alignment.
  • Develop and maintain methodology documentation, user guidelines, and training material for front‑end users.
  • Mentor junior engineers and contribute to raising the overall technical bar of the EDA organization.
Required Skills & Qualifications
  • 9–11 years of experience in EDA tools, RTL front‑end methodologies, or CAD engineering roles.
  • 5+ years of strong hands‑on expertise in RTL power analysis using PowerArtist and Joules.
  • Proven experience driving low‑power initiatives at RTL level, including:
    • Defining and enabling power‑aware RTL methodologies
    • Supporting power optimization, analysis, and reduction strategies
    • Partnering with design teams to improve power efficiency early in the design cycle
  • Solid understanding of SDC constraints, constraint checks, and front‑end timing concepts.
  • Advanced automation skills, with strong proficiency in Python programming for EDA flow development, analysis, and reporting.
  • Strong problem‑solving skills with the ability to debug complex tool, power, and methodology issues.
Preferred / Value‑Add Skills
  • Experience applying Generative‑AI / ML techniques to EDA workflows (log analysis, flow intelligence, automation).
  • Exposure to RTL quality checks such as Lint, CDC/RDC, or power‑intent verification.
  • Exposure to supporting RTL flows using QuestaSim, VCS, and Xcelium.
  • Understanding of how RTL decisions impact synthesis, STA, and physical design.
  • Strong communication skills and experience working with global, cross‑functional teams.
Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in India.

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service‑driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win. We value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital Eng
Digital Eng

Lattice Semiconductor • Maharashtra

On-site
INR 4,500,000 - 7,500,000
Design Eng
Design Eng

Lattice Semiconductor • Maharashtra

On-site
INR 4,000,000 - 7,000,000
Digital Eng
Digital Eng

Lattice • Pune District

On-site
INR 3,500,000 - 5,200,000
Design Eng 4
Design Eng 4

Lattice Semiconductor • Maharashtra

On-site
INR 3,500,000 - 6,000,000
Senior Software Development Engineer
Senior Software Development Engineer

Lattice Semiconductor • Pune District

On-site
INR 1,500,000 - 2,200,000
FW Design Eng 2
FW Design Eng 2

Lattice Semiconductor • Maharashtra

On-site
INR 1,200,000 - 2,000,000
Principal Architecture Engineer
Principal Architecture Engineer

Lattice Semiconductor • Maharashtra

On-site
INR 3,000,000 - 5,200,000
Silicon Design Validation, Senior Manager
Silicon Design Validation, Senior Manager

Lattice Semiconductor • Pune District

On-site
INR 3,500,000 - 7,000,000
Senior Software Development Engineer
Senior Software Development Engineer

Lattice Semiconductor • Maharashtra

On-site
INR 1,200,000 - 1,800,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor • Hyderabad

On-site
INR 1,500,000 - 2,100,000