Staff Design Verification

SiFive

Hyderabad

On-site

INR 3,000,000 - 4,800,000

Full time

6 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

SiFive is seeking a Staff Design Verification Engineer in Hyderabad to lead verification of out-of-order CPU cores and memory subsystems. You will own verification strategy, drive coverage, and mentor the DV team.

Responsibilities include translating ISA/micro-architecture specs into verification plans, building SystemVerilog/UVM testbenches, and developing SVA assertions to ensure robust sign-off for major blocks.

Qualifications

  • BS/MS/PhD in EE, CE, CS, or related field.

Responsibilities

  • Own DV for major OOO core subsystems such as cores and memory subsystems.
  • Translate ISA + micro-architecture specifications into detailed verification plans and test strategies.
  • Architect and implement SystemVerilog/UVM testbenches for OOO cores and subsystems.
  • Define coverage models and sign-off criteria; drive coverage closure.
  • Develop and maintain assertion sets (SVA) for key OOO properties.
  • Lead debug of complex failures and mentor junior DV engineers.

Skills

SystemVerilog/UVM
DV methodology
OOO core verification
ISA + micro-architecture specs
Assertions (SVA)
Testbench architecture

Education

BS/MS/PhD in EE/CE/CS

Tools

SystemVerilog
UVM
SVA

Job description

About SiFive

As the pioneers who introduced RISC‑V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC‑V to the highest performance and most data‑intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data centre, mobile, and consumer. With SiFive, the future of RISC‑V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people’s lives; making the world a better place, one processor at a time.

Are you ready?

To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award(for the fourth time!), check out ourwebsiteandGlassdoorpages.

Job Description:

Role Summary

We are looking for a Staff Design Verification Engineer to lead the verification of complex out‑of‑order (OOO) CPU cores and memory subsystems. In this role you will own verification strategy, methodology, and execution for major core blocks, drive coverage and sign‑off, and act as a technical leader and mentor within the DV team.

Key Responsibilities
Technical Ownership
  • Own DV for major OOO core subsystems such as:
  • Translate ISA + micro‑architecture specifications into detailed verification plans and test strategies.
Testbench & Methodology Leadership
  • Architect and implement SystemVerilog/UVM testbenches for OOO cores and subsystems:
  • Define and evolve DV methodology for OOO verification:
Coverage, Assertions, and Sign‑off
  • Define coverage models and sign‑off criteria:
  • Develop and maintain assertion sets (SVA) for key OOO properties, such as:
  • Drive coverage closure and sign‑off for owned blocks; review and sign off plans/coverage for peer areas when needed.
Debug & Cross‑Functional Collaboration
  • Lead debug of complex failures:
  • Work closely with:
Mentoring & Influence
  • Mentor junior and mid‑level DV engineers in:
  • Provide technical leadership across projects:
Required Qualifications
  • Education : BS/MS/PhD in EE, CE, CS, or related field.
  • Experience :
  • Technical Skills :
  • Soft Skills :
Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

India

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export‑controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Design Verification Engineer
Senior Design Verification Engineer

SiFive • Hyderabad

On-site
INR 2,000,000 - 3,500,000
CPU Design Verification Engineer
CPU Design Verification Engineer

SiFive • Hyderabad

On-site
INR 3,500,000 - 5,500,000
Senior CPU Design Verification Engineer
Senior CPU Design Verification Engineer

SiFive • Hyderabad

On-site
INR 3,500,000 - 5,500,000
Staff Design Verification
Staff Design Verification

SiFive India Private Limited • Hyderabad

On-site
INR 900,000 - 1,800,000
Staff Design Verification
Staff Design Verification

SiFive, Inc. • Hyderabad

On-site
INR 5,500,000 - 7,000,000
Staff Design Verification Engineer
Staff Design Verification Engineer

SiFive • Hyderabad

On-site
INR 4,000,000 - 6,000,000
CPU Design Verification Engineer
CPU Design Verification Engineer

SiFive • Hyderabad

On-site
INR 3,000,000 - 6,000,000
CPU Design Verification Engineer
CPU Design Verification Engineer

SiFive, Inc. • Hyderabad

On-site
INR 1,200,000 - 1,800,000
Staff Design Verification Engineer
Staff Design Verification Engineer

SiFive India Private Limited • Hyderabad

On-site
INR 3,500,000 - 7,000,000
Staff Engineer CPU DV
Staff Engineer CPU DV

SiFive • Hyderabad

On-site
INR 4,000,000 - 7,000,000