Sr . STA / Timing constraints Engineer

AMD; Bengaluru Urban; On-site; INR 2,000,000 - 3,200,000; Full time

Job summary

AMD is seeking an experienced Timing Closure Engineer in Bengaluru to drive multi-mode, multi-corner timing constraints for RTL and signoff.

You will ensure SDC quality, perform timing signoff, and lead ECO generation with DMSA/Tweaker, contributing to full-chip timing closure and high-frequency performance.

Qualifications

• 5+ years of experience in building timing constraints for IPs, blocks, and full-chip in flat or hierarchical flows.
• Ability to analyze timing reports and identify design and constraint issues.
• Strong knowledge of SDC constraints and timing signoff methodologies.

Responsibilities

• Develop complex multi-mode / multi-corner timing constraints compatible for RTL and signoff.
• Ensure constraints quality (SDC) using industry tools like Fishtail and GCA.
• Drive pre-route timing checks and QoR cleanup to enable STA handoff.
• Generate timing ECOs using DMSA/Tweaker and lead timing closure.

Skills

SDC knowledge

Tcl scripting

EDA timing tools

Timing closure

DMSA/Tweaker

Fishtail

Primetime

Design Compiler

Spyglass

OCV/AOCV/POCV

Education

Bachelor's or Master's degree in computer engineering / Electrical Engineering

Tools

Synopsys Design Compiler

Primetime

Fishtail

Tweaker

Spyglass

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger— technologythat moves the world forward.Join us and, together, we’ll advance your career.

KEY RESPONSIBILITIES:

• Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff
• Ensuring constraints quality (SDC) using industry tools like Fishtail , GCA
• Well versed with timing signoff methodology and corner definitions
• Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checks

• Requires a mix of SDC knowledge, EDA timing tool competence and Tcl based scripting capability (in both EDA environment and standalone Linux Tcl shell scripts)
• Responsible for Timing closure of one or multiple sub chip/subsystem OR Full chip.
• Ensuring full chip level Interface timing closure along DRV closure
• Generating timing ECO using tools DMSA/Tweaker and leading subsystem/Subchip/FC timing closure

PREFERRED EXPERIENCE:

• 5+ years of experience in building the timing constraints for IPs, blocks and Full-chip implementation in both flat/hierarchical flows.
• Experience with analyzing the timing reports and identifying both the design and constraints related issues.
• Preferred EDA tool experience: Synopsys Design Compiler/Primetime, Spyglass, Fishtail, Tweaker etc.

• Experience in timing closure of high frequency blocks & subsystems (> Ghz range )

• Strong Understanding of DFT modes requirements for timing signoff
• Good understanding of physical design flow and ECO implementation.
• Strong understanding of SDC constraints, OCV,AOCV,POCV analysis.
• Strong TCL/scripting knowledge is mandatory.

ACADEMIC CREDENTIALS:

• Bachelors orMastersdegree in computer engineering/Electrical Engineering

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.