SDC, Synthesis and STA Engineer

Advanced Micro Devices

Hyderabad

On-site

INR 900,000 - 1,300,000

Full time

5 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

AMD benefits at a glance

Job summary

Advanced Micro Devices (AMD) seeks an experienced SDC, Synthesis and STA Engineer to plan and execute front-end IP implementation, owning SDC development, generation and timing closure. The role may extend to synthesis, LEC, CLP, prelayout and postlayout STA as needed, coordinating with design and PNR teams.

Strong debugging and issue resolution skills are essential. Ideal candidates will have hands-on experience with SDC constraints, RTL checks and a passion for AI, scripting and automation to

Qualifications

  • Bachelors with 8+ years or Masters with 6+ years in Electrical Engineering.
  • Experience in SDC development, generation, verification and timing closure.
  • Exposure to front-end IP implementation including synthesis, LEC, CLP, prelayout and postlayout STA.
  • Familiarity with RTL & Netlist based static checks is a plus.

Responsibilities

  • Own constraints, SDC development for IPs, SS and SoCs, including SDC generation, verification, promotion, demotion and equivalence.
  • Front-end IP implementation may include synthesis, LEC, CLP, prelayout STA and postlayout STA/Timing closure.
  • Prior experience with Lint, CDC and RTL & Netlist based static checks is a plus.
  • Coordinate with designer and PNR teams to achieve closure.
  • Understand duration required, plan and execute as per schedule.
  • Complete quality delivery for synthesis and timing closure.
  • Debug and resolve technical issues.

Skills

SDC development
Timing closure
Synthesis
LEC
CLP
RTL/Netlist checks
DFT
AI scripting & automation

Education

Bachelors in Electrical Engineering
Masters in Electrical Engineering

Tools

Fishtail
Excellicon
TCM

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believetechnology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMDis shapingthefuture.

Whetheryou’redesigning next-gen processors, enabling AI breakthroughs, orbringing leading edge products to market, every role at AMD contributes to something bigger— technologythat moves the world forward.Join us and, together, we’ll advance your career.

SDC, Synthesis and STA Engineer
THE ROLE:

The focus of this role is to plan and execute the front end implementation of IPs and its closure. This involves ownership of SDC development, SDC generation, verification, promotion/demotion and equivalence checking. The role might also epxand to (if needed) synthesis, LEC, CLP, prelayout STA and postlayout STA/Timing closure. Co-ordinate with design team and PNR teams. Guide team members on technical issues.

KEY RESPONSIBILITIES:
  • Main responsibility is to own constratins, SDC developement for IPs, SS and SoCs. Including SDC generation, verification, promotion, demotion and equivalence using third party or self built tools.
  • Additonal responsibilities for front end implementation of IPs might include synthesis, LEC, CLP, prelayout STA and postlayout STA/Timing closure
  • Prior experience with Lint, CDC and RTL & Netlist based static checks is a plus
  • Collaborate with designer and PNR teams to achieve closure.
  • Understand duration required, plan and execute as per schedule.
  • Complete quality delivery for synthesis and timing closure.
  • Debug and resolve technical issues
PREFERRED EXPERIENCE:
  • Existing SDC, constraints development with or without using fisthail, excellicon or TCM.
  • Experienced in synthesis, LEC, CLP and timing closure
  • Preferred top level or SOC level experience
  • Have handled blocks with complex designs, high frequency clocks and complex clocking
  • complete understanding of timing constraints, low power aspects and concepts of DFT
  • Have debug experience to solve issues.
  • Interst in AI, Scripting and automation
ACADEMIC CREDENTIALS:
  • Bachelors with 8 years of experience or Masters degree with 6 years of experience in Electrical Engineering

#LI-AB1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SDC, Synthesis and STA Engineer
SDC, Synthesis and STA Engineer

Advanced Micro Devices • Bengaluru

On-site
INR 1,200,000 - 1,600,000
SDC, Synthesis and STA Engineer
SDC, Synthesis and STA Engineer

AMD • Bengaluru Urban

On-site
INR 1,800,000 - 2,800,000
AMD benefits at a glance
SDC, Synthesis and STA Engineer
SDC, Synthesis and STA Engineer

AMD • Hyderabad

On-site
INR 1,600,000 - 2,200,000
AMD benefits at a glance
SDC, Synthesis and STA Engineer
SDC, Synthesis and STA Engineer

AMD • Bengaluru

On-site
INR 1,800,000 - 2,400,000
STA Silicon Design Engineer
STA Silicon Design Engineer

AMD • India

On-site
INR 2,800,000 - 4,200,000
Full Chip Timing Lead
Full Chip Timing Lead

AMD • Hyderabad

On-site
INR 4,000,000 - 6,500,000
Physical Design Lead with STA
Physical Design Lead with STA

Advanced Micro Devices • Hyderabad

On-site
INR 4,000,000 - 7,000,000
AMD Benefits
Sr . STA / Timing constraints Engineer
Sr . STA / Timing constraints Engineer

AMD • Bengaluru

On-site
INR 1,800,000 - 3,200,000
Full Chip Timing Lead
Full Chip Timing Lead

Advanced Micro Devices • Hyderabad

On-site
INR 4,000,000 - 7,000,000
Sr . STA / Timing constraints Engineer
Sr . STA / Timing constraints Engineer

AMD • Bengaluru Urban

On-site
INR 2,000,000 - 3,200,000