Sr Design Verification Eng

Lattice Semiconductor

Maharashtra

On-site

INR 3,000,000 - 6,000,000

Full time

11 days ago
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Lattice Semiconductor in India is seeking a senior FPGA DV engineer to verify complex IP and FPGA designs across silicon platforms. You will develop reusable UVM test benches, drive coverage goals, and collaborate with design, SW, and FW teams to ensure tape-out readiness.

The role requires 6+ years in DV, strong SystemVerilog/UVM, and hands-on experience with PCIe/Ethernet/USB IPs and AMBA, plus low-power concepts.

Qualifications

  • 6+ years DV experience in FPGA/ASIC verification.
  • Proven track record of verifying IPs and full ASIC verification from concept to tape-out.
  • Strong SystemVerilog and UVM methodology knowledge.

Responsibilities

  • Verify complex FPGA/SoC IPs using UVM-based test benches.
  • Develop reusable test benches, sequences, and coverage environments.
  • Collaborate with design, SW, FW teams to ensure tape-out readiness.

Skills

SystemVerilog
UVM
FPGA DV
ASIC verification
IP verification
Communication

Education

BS/MS Electrical Engineering or Computer Science

Tools

AMBA Bus
UVM TB

Job description

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a "team first" organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description

Inviting candidates with a passion for invention and self-challenge. This position gives you an opportunity to be a part of one of the most cutting edge and key projects that Lattice’s Silicon Engineering team has embarked upon to date. As part of our team, you will have the opportunity to contribute to verifying complex FPGAs. This team will allow you to integrate multiple sophisticated IP level Design and Verification (DV) environments, craft highly reusable best-in-class UVM TB, implement effective coverage driven and directed test cases, deploy new tools and implement methodologies to improve quality of tape-out readiness. By collaborating with other product development teams across Lattice, you can push the industry boundaries of what FPGA systems can do and improve the product experience for our customers across the world! You will be able to learn all aspects of a FPGA, different types of SOC architecture, many highspeed layered protocols, industry’s standard methodologies on low power architecture, best in class DV methodology, verification on accelerated platforms, FW-HW interactions, complexities of FPGA and SOC debug architecture, etc. You'll be at the center of the design verification effort within our silicon design SOC verification team responsible for crafting and productizing state-of-the-art FPGAs. This position requires someone comfortable will all areas of FPGA design verification engineering. Someone that thrives in a dynamic multi-functional organization and is not afraid to take on challenges and solve complex problems using state of the art verification methodologies.

Required Skills
  • BS/MS Electrical Engineering, Computer Science, Computer Systems Engineering, or equivalent degree
  • At least 6+ years DV experience out of which 2+ years as leading a complex IP verification
  • Proven track record of working full ASIC verification from concept to tape-out
  • Advanced knowledge of System Verilog and UVM methodology
  • Hands-on verification experience in verifying IPs like PCIExpress, Ethernet or USB in UVM environment will be big plus.
  • Hands-on verification experience in verifying IPs using AMBA bus architecture in UVM environment.
  • Hands-on verification experience in verifying the firmware used for SOC functions
  • Exposure on working with low power design, UPF integration, boot-up, power-cycling, HW/FW interaction verification.
  • Ability to create IP level module and sub-system verification plans, TBs, portable test benches, sequences, verification infrastructure.
  • Develop UVM based highly reusable test benches and integrate complex multi-instance VIPs, sub-system test benches and verification suites at SOC level, and achieve targeted coverage
  • Work with design, architecture, SW, FW, and IP delivery teams to efficiently integrate and verify overall FPGA design.
  • Should be a great team member with excellent communication and problem-solving skills and the desire to seek diverse challenges.

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1000+ strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

India

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr Design Verification Eng
Sr Design Verification Eng

Lattice Semiconductor • Pune District

On-site
INR 1,400,000 - 2,200,000
Design Verification Eng 2
Design Verification Eng 2

Lattice Semiconductor • Pune District

On-site
INR 1,200,000 - 2,000,000
Staff Engineer - Post Siiicon Validation
Staff Engineer - Post Siiicon Validation

Lattice Semiconductor • Maharashtra

On-site
INR 2,800,000 - 5,500,000
Design Eng 4
Design Eng 4

Lattice Semiconductor • Maharashtra

On-site
INR 3,500,000 - 6,000,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Lattice Semiconductor • India

On-site
INR 900,000 - 1,400,000
Silicon Design Validation, Senior Manager
Silicon Design Validation, Senior Manager

Lattice Semiconductor • Maharashtra

On-site
INR 3,000,000 - 7,000,000
Digital Eng (RTL, implementation)
Digital Eng (RTL, implementation)

Lattice Semiconductor • Maharashtra

On-site
INR 4,500,000 - 7,500,000
Senior Design Engineer - Post Silicon Validation
Senior Design Engineer - Post Silicon Validation

Lattice Semiconductor • Pune District

On-site
INR 1,800,000 - 3,200,000
Senior Manager, Post-Silicon Validation Engineering
Senior Manager, Post-Silicon Validation Engineering

Lattice Semiconductor • Maharashtra

On-site
INR 4,000,000 - 7,000,000
Senior Design Engineer(FPGA RTL)
Senior Design Engineer(FPGA RTL)

Lattice Semiconductor • Hyderabad

On-site
INR 1,500,000 - 2,100,000